Gebhardt D，You J S，Stevens K.Design of an energy-efficient asynchronous NoC and its optimization tools for heterogeneous SoCs ［J］.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems，2011，30(9):1387-1399.
[4]
ITRS.International technology roadmap for semiconductor.chapter design ［EB/OL］.［2013-10-10］.
[5]
Plana L A，Furber S B，Temple S，et al.A GALS infrastructure for a massively parallel multiprocessor ［J］.IEEE Design & Test of Computers，2007，24(5):454-463.
[6]
Sheibanyrad A.Asynchronous implementation of a distributed network-on-chip ［D］.Paris:University of Pierre et Marie Curie，2008.
[7]
Belgne E，Clermidy F，Vivet P，et al.An asynchronous NoC architecture providing low latency service and its multi-level design framework ［C］ // Proceedings of the 11th International Symposium on Asynchronous Circuits and Systems.Los A1amitos:IEEE Computer Society Press，2005:54-63.
[8]
Dobkin R R，Ginosar R，Kolodny A.QNoC asynchronous router ［J］.Integration，the VLSI Journal，2009，42(2):103-115.
[9]
Jens S，Steve F.Principles of asynchronous circuit design:a systems perspective ［M］.London:Kluwer Academic Publishers，2009.
[10]
Chris J M.Asynchronous circuit design ［M］.New York:Wiley-Interscience，2004.
