全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

基于FPGA实现的可变模全数字锁相环

, PP. 153-158

Keywords: 全数字锁相环,比例积分控制,前馈控制,小信号模型,FPGA

Full-Text   Cite this paper   Add to My Lib

Abstract:

提出了一种可变模全数字锁相环。与传统的全数字锁相环相比,该锁相环采用可变模分频器,使得中心频率可变,锁相范围增大;通过前馈回路进行鉴频调频,提高了锁相速度;同时其环路滤波器采用比例积分结构,使得锁相输出无静差,输出抖动减小。本文对提出的全数字锁相环建立了小信号模型,从理论上分析了该锁相环的性能以及控制参数对锁相环性能的影响,通过基于QuartusⅡ的软件仿真和基于FPGA的硬件实验对该全数字锁相环的性能进行了验证。结果表明,该全数字锁相环锁相范围大、速度快、精度高,可用于有快速同步需求的应用场合,如电网频率监测和并网变频器控制。

References

[1]  Xu Dewei, Li Yunwei, Wu Bin. Direct PWM synchronization using an all digital phase-locked loop for high power grid-interfacing converters[C]. Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference, 2007: 901-906.
[2]  刘晖. 基于数字化锁相技术的应急电源快速切换的研究[J]. 电源技术应用, 2008, 11(6): 40-43.
[3]  Geng Hua, Xu Dewei, Wu Bin. A novel hardware- based all-digital phase-locked loop applied to grid- connected power converters[J]. IEEE Transactions on Industrial Electronics, 2011, 58(5): 1737-1745.
[4]  Shan Changhong, Deng Guoyang. Research on a new type of fast all digital phase-locked loop[J]. Acta Simulata Systematica Sinica, 2003, 15(4): 581-583.
[5]  Pang Hao, Zu Yunxiao, Wang Zanji. A new design of all digital phase-locked loop[J]. Proceedings of the CSEE, 2003, 23(2): 37-41.
[6]  Yaharal M, Sasaki H, Fujimoto K, et al. All digital dividing ratio changeable type phase-locked loop with a wide lock-in range[J]. Electronics and Communica- tions in Japan (Part 1: Communications), 2005, 88(2): 2277-2284.
[7]  Kim Nam-Guk, Ha In-Joong. Design of ADPLL for both large lock-in range and good tracking performance[J]. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1999, 46(9): 1192-1203.
[8]  Sun Wei, Wen Hexiang, Gao Lizhong. A sigma- delta fractional-n frequency synthesizer based on ADPLL[C]. Proceedings of the International Conference on Intelligent Computation Technology and Automation, 2010: 340-342.
[9]  Liu Hui. Research on fast switching process of emergency power supply system based on digital phase locked loop[J]. Power Supply Technologies and Applications, 2008, 11(6): 40-43.
[10]  Guo Xiaoqiang, Wu Weiyang, Chen Zhe. Multiple complex-coefficient-filter based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks[J]. IEEE Transactions on Industrial Electronics, 2011, 58(4): 1194-1204.
[11]  Yang Wenyu, Yang Xuying, Duan Jiandong, et al. Power flow calculation in distribution networks containing distributed generation[C]. Proceedings of the International Conference on Electricity Distribution, China, 2008: 1-5.
[12]  单长虹, 邓国扬. 一种新型快速全数字锁相环的研究[J]. 系统仿真学报, 2003, 15(4): 581-583.
[13]  庞浩, 俎云霄, 王赞基. 一种新型的全数字锁相环[J]. 中国电机工程学报, 2003, 23(2): 37-41.
[14]  Roland E Best. Phase-locked loops: theory, design and applications[M]. New York: McGraw-Hill, 1984.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133