全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

SRAM型FPGA单粒子效应逐位翻转故障注入方法

, PP. 1285-1289

Full-Text   Cite this paper   Add to My Lib

Abstract:

针对SRAM(StaticRandomAccessMemory)型FPGA(FieldProgrammableGateArray)空间应用的可靠性评测问题,提出一种逐位翻转的故障注入试验方法,利用动态重配置技术,通过检测逻辑电路设计配置存储单元中的单粒子翻转敏感位数量和位置,可计算出动态翻转截面和失效率,绘出可靠度变化曲线.分别对采用TMR(TripleModularRedundancy)防护设计的和未采用TMR防护设计的SRAM型FPGA乘法器模块进行了故障注入试验,验证了得到的敏感位位置的正确性,并计算出各自的可靠性参数和曲线.

References

[1]  费尔南达·利马·卡斯腾斯密得,路易吉·卡罗,里卡多·赖斯.基于SRAM的FPGA容错技术[M].杨孟飞,龚健,文亮,等译.北京:中国宇航出版社,2009:1-8 Fernanda L K,Luigi C,Ricardo R.Fault-tolerance techniques for SRAM-based FPGAs[M].Translated by Yang Mengfei,Gong Jian,Wen Liang,et al.Beijing:China Astronautic Publishing House,2009:1-8(in Chinese)
[2]  齐鑫,冯文全.基于动态重配置的SEU故障检测与修复系统的设计 //方滨兴.中国通信学会第六届学术年会论文集.广州:中国通信学会,2009:82-87 Qi Xin,Feng Wenquan.The design of a SEU fault detection and recovery system based on dynamic reconfiguration //Fang Binxing.The Sixth Conference Proceedings of China Communications Association.Guangzhou:China Institute of Communications,2009:82-87(in Chinese)
[3]  Leveugle R,Antoni L,Feher B.Dependability analysis:a new application for run-time reconfiguration //Amaral J N.Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS).Los Alamitos:IEEE Computer Society Press,2003:345-351
[4]  Johnson E,Caffrey M P,Graham P S,et al.Accelerator validation of an FPGA SEU simulator[J].IEEE Transactions on Nuclear Science,2003,50(6):2147-2157
[5]  Morgan K S,McMurtrey D L,Pratt B H,et al.A comparison of TMR with alternative fault-tolerant design techniques for FPGAs[J].IEEE Transactions on Nuclear Science,2007,54(6):2065-2072
[6]  Quinn H M,Graham P S,Morgan K S,et al.An introduction to radiation-induced failure modes and related mitigation methods for Xilinx SRAM FPGAs //Plaks T P.Proceedings of the International Conference on Engeering of Reconfigurable Systems Algorithms(ERSA).Las Vegas:CSREA Press,2008:139-145
[7]  Yui C,Swift C,Carmichael C.Singel event upset susceptibility testing of the Xilinx Virtex Ⅱ FPGA //Katz R B.Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD).Washington D C:Kossiakoff Conference Center,2002:212-217
[8]  Quinn H M,Graham P S,Wirthlin M J,et al.A test methodology for determining space readiness of Xilinx SRAM-Based FPGA devices and designs[J].IEEE Transactions on Instrumentation and Measurement,2009,58(10):3380-3395

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133