Lau John H. Evolution, challenge, and outlook of TSV, 3D IC integration and 3D silicon integration [C]// International Symposium on Advanced Packaging Materials, Xiamen, China, IEEE Computer Society, 2011: 462―488.
[2]
秦飞, 王珺, 万里兮, 于大全, 曹立强, 朱文辉. TSV结构热机械可靠性研究综述[J]. 半导体技术, 2012, 37(11): 825―831. Qin Fei, Wang Jun, Wan Lixi, Yu Daquan, Cao Liqiang, Zhu Wenhui. Review on the thermal mechanical reliability of TSV structure [J]. Semiconductor Technology, 2012, 37(11): 825―831. (in Chinese)
[3]
安彤, 秦飞, 武伟, 于大全, 万里兮, 王珺. TSV转接板上硅通孔的热应力分析 [J]. 工程力学, 2013, 30(7): 262―269. An Tong, Qin Fei, Wu Wei, Yu Daquan, Wan Lixi, Wang Jun. Analysis of thermal stress in through silicon via of interposer [J]. Engineering Mechanics, 2013, 30(7): 262―269. (in Chinese)
[4]
Choa Sunghoon, Choi Jin Young, Song Cha Gyu, Lee Haeng Soo. Study of thermo-mechanical reliability of TSV for 8-layer stacked multi chip package [C]// International Conference and Exhibition on Device Packaging, Scottsdale and Fountain Hills AZ, United States, International Microelectronics and Packaging Society, 2010: 1549―1581.
[5]
Che F X, Putra W N, Heryanto A, Trigg Alastair, Zhang Xiaowu, Gan C L. Study on Cu protrusion of through-silicon via [J]. Packaging and Manufacturing Technology, 2013, 3(5): 732―739.
[6]
Malta D, Gregory C, Lueck M, Lannon J, Lewis J, Temple D, Difonzo P, Naumann F, Petzold M. Characterization and modeling of copper TSVs for silicon interposers [C]// Electronic Components and Technology Conference, Las Vegas NV, United States, Nstitute of Electrical and Electronics Engineers Inc, 2013: 2235―2242.
[7]
Katsurayama Satoru, Tohmyoh Hironori. Effect of warpage of flip chip packages due to the underfill encapsulating process on interconnect reliability [J]. Journal of Electronic Packaging, 2009, 131(3): 031005.1―031005.5.
[8]
Wang Jianjun, Qian Zhenfang, Liu Sheng. Processing mechanics for flip-chip assembl [J]. Computers and Structures, 1999, 71(4): 457―468.
[9]
秦飞, 任超. 微电子芯片层叠封装制造工艺过程的有限元模拟[J]. 北京工业大学学报, 2012, 38(3): 330―334. Qin Fei, Ren Chao. A Finite element simulation of PoP assembly process [J]. Journal of Beijing University of Technology, 2012, 38(3): 330―334. (in Chinese)
[10]
Lau John H. Through-silicon vias for 3D integration [M]. New York: McGraw-Hill, 2012: 192―221.
[11]
Lin Xiaoqin, Luo Le. Sub-100μm SnAg solder bumping technology and the bump reliability [J]. Journal of Electronic Packaging, 2009, 131(1): 0110141―0110146.
[12]
Zhan Chaujia, Chuang Chunchih, Juang Jingye, Lu Sutsai, Chang Taochih. Assembly and reliability characterization of 3D chip stacking with 30μm pitch lead-free solder micro bump interconnection [C]// Proceedings of Electronic Components and Technology Conference, Las Vegas, NV, United States, Institute of Electrical and Electronics Engineers Inc, 2010: 1043―1049.
[13]
Lu Yuan, Yin Wen, Zhang Bo, Yu Daquan, Wan Lixi, Shangguan Dongkai, et al. A new 2.5D TSV package assembly approach [C]// Electronic Components and Technology Conference, Las Vegas, NV, United States, Institute of Electrical and Electronics Engineers Inc, 2013: 1965―1969.
[14]
He Ran, Wang Huijuan, Zhou Jing, Guo Xueping, Yu Daquan, Wan Lixi. Nonlinear thermo-mechanical analysis of TSV interposer filling with solder, Cu and Cu-cored solder [C]// International Conference on Electronic Packaging Technology and High Density Packaging, Shanghai, China: IEEE Computer Society, 2011: 224―227.
[15]
Sun Yaofeng, Pang John H L. Experimental and numerical investigations of near-crack-tip deformation in a solder alloy [J]. Acta Materialia, 2008, 56(3): 537―548.
[16]
Ma Hongtao, Suhling Jeffrey C, A review of mechanical properties of lead-free solders for electronic packaging [J]. Journal of Materials Science, 2009, 44(5): 1141―1158.
