Kumar S, Jantsch A, Soininen J P, et al. A network on chip architecture and design methodology//ISVLSI 2002,Pittsburgh. Pennsylvania: IEEE Press, 2002: 117-124.
[2]
Benini L, Micheli G De. Networks on chips: a new soc paradigm[J]. Computer, 2002, 35: 70-78.
[3]
Henkel J, Wolf W, Chakradhar S. On-chip networks: a scalable, communication centric embedded system design paradigm[J]. VLSI Design, 2004: 845-851.
[4]
Wu Dong, Al-Hashimi B M, Schmitz M T. Improving routing efficiency for network on chip through contention-aware input selection[J]. Design Automation, 2006: 24-27.
[5]
Ni L M, McKinley P K. A survey of wormhole routing techniques in direct networks[J]. IEEE Tran on Computers, 1993, 26: 62-76.
[6]
Rijpkema E, Goossens K, Radulescu A, et al. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip[J]. IEE Proceedings: Computers and Digital Techniques, 2003, 150: 294-302.
[7]
Nilsson E, Millberg M, Oberg J, et al. Load distribution with the proximity congestion awareness in a network on chip//DATE 2003. Munich: ACM Press, 2003: 1126-1127.
[8]
Ye T T, Benini L, Micheli G De. Packetization and routing analysis of on-chip multiprocessor networks[J]. Journal of Systems Architecture, 2004, 50: 81-104.
[9]
Hu J, Marculescu R. DyAD-smart routing for networks-on-chip//DAC 2004. San Diego: ACM Press, 2004: 260-263.
[10]
Ramakrishnan K, Floyd S. RFC2481—1999, A proposal to add explicit congestion notification (ECN) to IP[S]. San Diego: RFC Editor, 1999: 01.
Durresi A A, Sridharan M, Chunlei Liu, et al. Congestion control using multilevel explicit congestion notification in satellite networks//ICCCN 2001. Phoenix: IEEE Press, 2001: 483-488.
[13]
Bononi L, Concer N. Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh//DATE 2006. Munich: ACM Press, 2006: 6-10.
