Aslam A, Christensen K. Parallel packet switching using multiplexors with virtual input queues[J]. Computer Communications, 2004, 27: 1248-1263.
[2]
Shi L, Li W, Liu B, et al. Flow mapping in the load balancing parallel packet switches//IEEE HPSR’2005. Hongkong: IEEE Press, 2005: 254-258.
[3]
Mneimneh S, Sharma V, Kai-Yeung S. Switching using parallel input-output queued switches with no speedup[J]. IEEE/ACM Trans on Networking, 2002, 10(5): 653-665.
[4]
戴艺, 苏金树, 孙志刚. 一种维序的基于组合输入输出排队的并行交换结构[J]. 软件学报, 2008, 19(12): 3207-3217. Dai Yi, Su Jinshu, Sun Zhigang. A parallel packet switch achieving in-order cell delivery with combined-input-and-output queuing switche[J]. Journal of Software, 2008, 19(12) : 3207-3217.
[5]
Shi L, Liu B, Li W J, et al. DS-PPS: a practical framework to guarantee differentiated QoS in terabit routers with parallel packet switch//INFOCOM’2006. Barcelona: IEEE Press, 2006: 1-12.
[6]
Li Xiuqin, Li Xiuli, Lan Julong. A in-order queuing parallel packet switch solution based on CICQ//CCCM2010. Yangzhou: IEEE Press, 2010: 98-101.
