Underwood C I. The single-event-effect behaviour of commercial-off-the-shelf memory devices-A decade in low-Earth orbit[J]. Nuclear Science, IEEE Transactions on, 1998, 45(3): 1450-1457.
[2]
Tiwari A, Tomko K A. Enhanced reliability of finite-state machines in FPGA through efficient fault detection and correction[J]. Reliability, IEEE Transactions on, 2005, 54(3): 459-467.
[3]
Frierio L, Salice F. RAM-based fault tolerant state machines for FPGAs: defect and fault-tolerance in VLSI systems, 2007[C]//22nd IEEE International Symposium on. 2007: 312-320.
[4]
Bentoutou Y. A real time low complexity codec for use in low Earth orbit small satellite missions[J]. Nuclear Science, IEEE Transactions on, 2006, 53(3): 1022-1027.
[5]
Klein R, Varanasi M, Dunning L. A systematic (16, 8) code for correcting double errors, and detecting random triple errors[C]//Proceedings of the IEEE. 1996: 284-288.
[6]
Reviriego P, Maestro J A, Cervantes C. Reliability analysis of memories suffering multiple bit upsets[J]. Device and Materials Reliability, IEEE Transactions on, 2007, 7(4): 592-601.
