全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

System-on-Package MHMIC Milimeter-Wave Frequency Synthesizer for 60?GHz WPANs

DOI: 10.1155/2012/906516

Full-Text   Cite this paper   Add to My Lib

Abstract:

We present a low-cost millimeter-wave frequency synthesizer with ultralow phase noise, implemented using system-on-package (SoP) techniques for high-data-rate wireless personal area network (WPAN) systems operating in the unlicensed 60?GHz ISM band (57–64?GHz). The phase noise specification of the proposed frequency synthesizer is derived for a worst case scenario of an 802.11.3c system, which uses a 64-QAM 512-carrier-OFDM modulation, and a data rate of 5.775?Gbps. Our design approach adopts commercial-of-the-shelf (COTS) components integrated in a low-cost alumina-based miniature hybrid microwave integrated circuit (MHMIC) package. The proposed design approach reduces not only the system cost and time-to-market, but also enhances the system performance in comparison with system-on-chip (SoC) designs. The synthesizer has measured phase noise of ? 1 1 1 . 5 ?dBc/Hz at 1?MHz offset and integrated phase noise of 2.8° (simulated: 2.5°) measured at 57.6?GHz with output power of + 1 ?dBm. 1. Introduction The current demand for high-definition video streaming as well as the need for high-data-rate transmission in the range of multigigabit/s, attracts the use of the 60-GHz unlicensed ISM band (57–64?GHz). The main reason for the interest in the 60?GHz ISM band is attributed to the availability of 7?GHz of unlicensed bandwidth. Furthermore, the high oxygen absorption, and line-of-sight use, of the 60?GHz band makes this band well suited for frequency reuse which increases the system capacity; in addition, it minimizes harmful cochannel interferences, and increases the security of communication. Although the 60-GHz band has many advantages, the design of low-cost high-performance frequency synthesizers that meet the system requirements of low-phase noise presents a design challenge, particularly, when CMOS system-on-chip (SoC) is the technology to be used (see Table 2 for comparison). Such a challenge is due to the lossy silicon-substrate of CMOS technology. This is the main reason for using GaAs-based COTS components in our proposed design. The advantage of SoP integration is that, it enables the realization of the passive components on the same substrate of the packaging. In addition, active devices can be selected from different technologies to optimize the system performance. As an example, CMOS components can be used for high-density logic and analog circuits, SiGe and GaAs for high-speed microwave circuits, and GaN for high power. This paper will derive synthesizer phase noise specification and present design and measurements of the synthesizer. System

References

[1]  P. Pagani, I. Siaud, N. Malhouroux, and W. Li, “Adaptation of the France Telecom 60?GHz channel model to the TG3c framework,” IEEE 802.15-06-0218-00-003c, April 2006.
[2]  A. A. M. Saleh and R. A. Valenzuela, “A statistical model for indoor multipath propagation,” IEEE Journal on Selected Areas in Communications, vol. 5, no. 2, pp. 128–137, 1987.
[3]  FCC Regulation, “Operation within the band 57–64?GHz,” 47 CFR 15.255.
[4]  A. M. Niknejad, “Siliconization of 60?GHz,” IEEE Microwave Magazine, vol. 11, no. 1, pp. 78–85, 2010.
[5]  Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for High Rate Wireless Personal Area Networks (WPANs), IEEE Standard 802.15.3c, 2009.
[6]  R. Prasad, OFDM for Wireless Communications Systems, Artech House, 2004.
[7]  H. G. Ryu, Y. S. Li, and J. S. Park, “Nonlinear analysis of the phase noise in the OFDM communication system,” IEEE Transactions on Consumer Electronics, vol. 50, no. 1, pp. 54–63, 2004.
[8]  W. Fong, S. Lin, G. Maki, and P. Yeh, Low Density Parity Check Codes: Bandwidth Efficient Channel Coding, NASA, 2003.
[9]  C. E. Shannon, “Communication in the presence of noise,” Proceedings of the IEEE, vol. 86, no. 2, pp. 447–458, 1998.
[10]  B. A. Floyd, “A 16-18.8?GHz sub-integer-N frequency synthesizer for 60?GHz transceivers,” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1076–1086, 2008.
[11]  H. M. Cheema, R. Mahmoudi, P. T. M. Van Zeijl, and A. Van Roermund, “A 40?GHz phase-locked loop for 60?GHz sliding-IF transceivers in 65?nm CMOS,” in Proceedings of the 6th IEEE Asian Solid-State Circuits Conference (A-SSCC '10), pp. 193–196, November 2010.
[12]  S. Pellerano, R. Mukhopadhyay, A. Ravi, J. Laskar, and Y. Palaskas, “A 39.1-t0-41.6?GHz ΔΣ fractional-n frequency synthesizer in 90?nm CMOS,” in Proceedings of IEEE International Solid State Circuits Conference (ISSCC '08), pp. 4841–630, February 2008.
[13]  K. C. Eun, D. Y. Jung, J. J. Lee et al., “LTCC SoP integration of 60?GHz transmitter and receiver radios,” in Proceedings of the Asia Pacific Microwave Conference (APMC '08), pp. 1–8, December 2008.
[14]  R. E. Best, Phase-Locked Loops Design, Simulation and Applications, McGraw-Hill, 5th edition, 2003.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133