Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate Array
This article presents a design methodology for designing an artificial neural network as an equalizer for a binary signal. Firstly, the system is modelled in floating point format using Matlab. Afterward, the design is described for a Field Programmable Gate Array (FPGA) using fixed point format. The FPGA design is based on the System Generator from Xilinx, which is a design tool over Simulink of Matlab. System Generator allows one to design in a fast and flexible way. It uses low level details of the circuits and the functionality of the system can be fully tested. System Generator can be used to check the architecture and to analyse the effect of the number of bits on the system performance. Finally the System Generator design is compiled for the Xilinx Integrated System Environment (ISE) and the system is described using a hardware description language. In ISE the circuits are managed with high level details and physical performances are obtained. In the Conclusions section, some modifications are proposed to improve the methodology and to ensure portability across FPGA manufacturers.
Sklar, B. Digital Communications. Fundamentals and Applications, 1st ed. ed.; Prentice-Hall: Upper Saddle River, NJ, USA, 1998.
[3]
Matlab. Available online: http://www.mathworks.com/products/ (accessed on 20 October 2013).
[4]
Hauck, S.; DeHon, A. Reconfigurable Computing, 1st ed. ed.; Elsevier: Amsterdam, The Netherlands, 2008.
[5]
System Generator. Available online: http://www.xilinx.com/tools/sysgen.htm (accessed on 20 October 2013).
[6]
Simulink. Available online: http://www.mathworks.com/help/simulink/ (accessed on 20 October 2013).
[7]
Integrated System Environment. Available online: http://www.xilinx.com/products/design-tools/ise-design-suite/index.htm (accessed on 20 October 2013).
[8]
Watterson, J.W. An optimum multilayer perceptron neural receiver for signal detection. IEEE Trans. Neural Netw. 1990, 1, 298–300.
[9]
Feng, J.; Tse, C.K.; Lau, F.C.M. A neural-network-based channel-equalization strategy for chaos-based communication systems. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 2003, 50, 954–957.
[10]
Graham, W. Developments in Non-Linear Equalization. Ph.D. Thesis, Department of Systems Engineering, Research School of Physical Sciences and Engineering, Australian National University, Canberra, Australia, 1992.
[11]
Patra, J.C.; Pal, R.N.; Baliarsingh, R.; Panda, G. Nonlinear channel equalization for QAM signal constellation using artificial neural networks. IEEE Trans. Syst. Man Cybrn. 1999, 29, 262–271.
[12]
Aravindan, M.; Kingsley, S.R. Recognition of Modulation Using Multilayer Perceptron in Digital Communication. Proceedings of IEEE Recent Advances in Intelligent Computational Systems (RAICS), Trivandrum, India, 22–24 September 2011; pp. 264–268.
[13]
Al-Hinai, A.; Ibnkahla, M. Neural Network Nonlinear MIMO Channel Identification and Receiver Design. Proceedings of IEEE International Conference on Communications (ICC), Beijing, China, 19–23 May 2008; pp. 835–839.
[14]
Bruyne, P.; Kjelsen, O.; Sacroug, O. Spread Spectrum Digital Signal Synchronization Using Neural Networks. Proceedings of IEEE International Carnahan Conference on Security Technology, Atlanta, GA, USA, 14–19 October 1992; pp. 225–237.
[15]
Chow, T.; Feng, J.C.; Ng, K.T. An adaptive demodulator for the chaotic modulation communication system with RBF neural network. IEEE Trans. Syst. Man Cybrn. 2000, 47, 902–999.
[16]
Dickenson, R.J.; Ghassemlooy, Z. BER performance of 166 Mbit/s OOK diffuse indoor IR link employing wavelets and neural networks. Electron. Lett. 2004, 40, 753–755.
Ortiz-Fuentes, J.D.; Forcada, M.L. A Comparison between Recurrent Neural Network Architectures for Digital Equalization. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Munich, Germany, 21–24 April 1997; pp. 3281–3284.
[19]
Yogi, S.; Subhashini, K.R.; Satapathy, J.K. A PSO Based Functional Link Artificial Neural Network Training Algorithm for Equalization of Digital Communication Channels. Proceedings of International Conference on Industrial and Information Systems (ICIIS), Mangalore, India, 29 July–1 August 2010; pp. 107–112.
[20]
Neural Network Toolbox. Available online: http://www.mathworks.com/products/neural-network (accessed on 20 October 2013).
[21]
Palnitkar, S. Verilog HDL, 2nd ed. ed.; Prentice Hall: Upper Saddle River, NJ, USA, 2003.
[22]
Pedroni, V.A. Circuit Design with VHDL, 1st ed. ed.; The MIT Press: Cambridge, MA, USA, 2004.
