This paper presents a model of inductor based DC-DC converters that can be used to study the impact of power management techniques such as dynamic voltage and frequency scaling (DVFS). System level power models of low power systems on chip (SoCs) and power management strategies cannot be correctly established without accounting for the associated overhead related to the DC-DC converters that provide regulated power to the system. The proposed model accurately predicts the efficiency of inductor based DC-DC converters with varying topologies and control schemes across a range of output voltage and current loads. It also accounts for the energy and timing overhead associated with the change in the operating condition of the regulator. Since modern SoCs employ power management techniques that vary the voltage and current loads seen by the converter, accurate modeling of the impact on the converter efficiency becomes critical. We use this model to compute the overall cost of two power distribution strategies for a SoC with multiple voltage islands. The proposed model helps us to obtain the energy benefits of a power management technique and can also be used as a basis for comparison between power management techniques or as a tool for design space exploration early in a SoC design cycle.
References
[1]
Shrivastava, A.; Calhoun, B.H. Modeling DC-DC Converter Efficiency and Power Management in Ultra Low Power Systems. In Proceedings of the Sub-threshold Microelectronics Conference, Waltham, USA, 9–10 October 2012.
[2]
Martin, S.M.; Flautner, K.; Mudge, T.; Blaauw, D. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of the International Conference on Computer Aided Design, San Jose, USA, 10–14 November 2002.
[3]
Kursun, V.; Narendra, S.G.; de, K.V.; Friedman, E.G. Efficiency Analysis of a High Frequency Buck Converter for On-Chip Integration with a Dual-VDD Microprocessor. In Proceedings of the IEEE European Solid State Circuits Conference, Firenze, Italy, 24–26 September 2002.
[4]
Choi, Y.; Chang, N.; Kim, T. DC–DC converter-aware power management for low-power embedded systems. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 2007, 26, 8.
[5]
Yao, K.; Ye, M.; Xu, M.; Lee, F.C. Tapped-inductor buck converter for high-step-down DC-DC conversion. IEE Trans. Power Electron. 2005, 20, 775–780, doi:10.1109/TPEL.2005.850920.
[6]
Bandyopadhyay, S.; Ramadass, Y.K.; Chandrakasan, A.P. 20 μA to 100 mA DC–DC converter with 2.8-4.2 V battery supply for portable applications in 45 nm CMOS. IEEE J. Solid-State Circ 2011, 12, 2807–2820, doi:10.1109/JSSC.2011.2162914.
[7]
Li, W.; Xiao, J.; Zhao, Y.; He, X. PWM plus phase angle shift (PPAS) control scheme for combined multiport DC/DC converters. IEEE Trans. Power Electron. 2012, 27, 1479–1489, doi:10.1109/TPEL.2011.2163826.
[8]
Xiao, J.; Peterchev, A.V.; Zhang, J.; Sanders, S.R. A 4μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications. IEEE J. Solid-State Circ. 2004, 12, 2342–2348.
Ramadass, Y.K.; Fayed, A.A.; Chandrakasan, A.P. A Fully-Integrated Switched-Capacitor Step-down DC-DC converter with digital capacitance modulation in 45nm CMOS. IEEE J. Solid-State Circ 2010, 45, 2557–2565, doi:10.1109/JSSC.2010.2076550.
[11]
Patounakis, G.; Li, Y.W.; Shepard, K.L. A fully integrated on-chip DC-DC conversion and power management system. IEEE J. Solid-State Circ. 2004, 39, 443–451, doi:10.1109/JSSC.2003.822773.
[12]
Lee, C.F.; Mok, P.K.T. A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique. IEEE J. Solid-State Circ. 2004, 39, 3–14.
[13]
Zhang, Y.; Zhang, F.; Shakhsheer, Y.; Silver, J.; Klinefelter, A.; Nagaraju, M.; Boley, J.; Pandey, J.; Shrivastava, A.; Carlson, E.; et al. A battery-less 19μW MICS/ISM-band energy harvesting body sensor node SoC for ExG applications. IEEE J. Solid-State Circ. 2013, 48, 199–213, doi:10.1109/JSSC.2012.2221217.
[14]
Ramadass, Y.; Chandrakasan, A.P. Minimum energy tracking loop with embedded DC-DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS. IEEE J. Solid-State Circ. 2008, 43, 256–265, doi:10.1109/JSSC.2007.914720.
[15]
Shaksheer, Y.; Khanna, S.; Craig, K.; Arrabi, S.; Lach, J.; Calhoun, B.H. A 90nm Data Flow Processor Demonstrating fine Grained DVS for Energy Efficient Operation from 0.25V to 1.2V. In Proceedings of the Custom Integrated Circuits Conference, San Jose, USA, 19–21 September 2011.
[16]
Richelli, A.; Comensoli, S.; Kovacs-Vajna, Z.M. A DC/DC boosting technique and power management for ultralow-voltage energy harvesting applications. IEEE Trans. Industr. Electron. 2012, 59, 2701–2708.
[17]
Bassi, G.; Colalongo, L.; Richelli, A.; Kovacs-Vajna, Z. A 150 Mv–1.2 V fully-integrated DC-DC converter for Thermal Energy Harvesting. In Proceedings of the 2012 International Symposium on Power ElectronicsElectrical DrivesAutomation and Motion (SPEEDAM), Sorrento, Italy, 20–22 June 2012; pp. 331–334.
[18]
Richelli, A.; Colalongo, L.; Tonoli, S.; Kovacs-Vajna, Z.M. 2 V DC/DC boost converter for power harvesting applications. IEEE Trans. Power Electron. 2009, 24, 1541–1546, doi:10.1109/TPEL.2009.2013224.
[19]
Calhoun, B.H.; Wang, A.; Chandraksan, A.P. Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid-State Circ. 2005, 40, 1778–1786, doi:10.1109/JSSC.2005.852162.
