全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

Novel BCD Process Platform with Integrated Self-Extracted JTE Trench Technology for EL Drivers ICs

DOI: 10.1155/2014/203963

Full-Text   Cite this paper   Add to My Lib

Abstract:

A low cost silicon BCD technology in place of high cost SOI BCD technology for monolithic integrated EL driver ICs application is put forward. Several key technologies are presented. An advanced SEJTET termination technology was designed instead of the conventional PIOS isolation to obtain smaller chip area and protect HVICs from the occurrence of di/dt effect under PWM operation. Novel VDMOS/Resurf LDPMOS devices were developed compatibly to obtain the lowest , improve silicon utilization, and simplify key process steps. 1. Introduction In recent years, many portable consumer electronic products have been sold on the market, such as 3G~4G iPhone mobile. Electroluminescent lamps (EL) technology is widely used as the display application of liquid crystal and backlighting because of the physical thinness and light uniformity, generating low power consumption for illumination lamp load with capacitance structure, especially lower cost than that of LED products recently [1, 2]. The EL load is essentially a capacitor structure with phosphor sandwiched between the electrodes. Recently EL driver integrated with full-bridge stage has been mostly developed on thin HV-BCD SOI material because it can play an important role in withstanding high breakdown voltage and protect the cross-talk effect from the noise through the current path of silicon substrate, employing buried oxide with relative dielectric constant ( ) and shallow isolation from HV block and LV block. In general, high breakdown devices based on thin SOI are almost LDMOS with RESURF principle, rather than VDMOS [3]. However, the specific on resistance ( ) of the former is larger than that of the later due to large curvature radius of potential distribution. On the other hand, with rich color for humanity display, the large number EL capacitance loads need to be driven, which requires that device size and the cost increase proportionally once HV-BCD SOI technology is still preferable. Therefore, it is paramount to find out a standard technology for EL driver to reduce the whole cost. Silicon epitaxial BCD technology is a popular technology applied in Plasma Display Panel (PDP) display products [4, 5], but several aspects of isolation and HV block integration are not effectively solved. For conventional p-isolation, not only there exists self-doping effect to degrade seriously the performance of the device and circuit, but also p-isolation structure with large area brings about a lot of defects to reduce the yield of HVICs products during long-time thermal cycle [6]. In addition, the process steps for

References

[1]  W. L. Li, “Comparison of OELs with EL and LCD and their application prospects,” Chinese Journal of Liquid Crystal and Displays, vol. 17, no. 1, pp. 28–33, 2002.
[2]  G. D. Song, L. Liang, and D. C. Bi, “EL technology and its application in portable electronic system,” Oversea Electronic Devices, vol. 9, pp. 4–8, 2001.
[3]  J. Kim, T. M. R. Tae Moon Roh, S.-G. Kim et al., “High-voltage power integrated circuit technology using SOI for driving plasma display panels,” IEEE Transactions on Electron Devices, vol. 48, no. 6, pp. 1256–1263, 2001.
[4]  W. Sun, L. Shi, Z. Sun, Y. Yi, H. Li, and S. Lu, “High-voltage power IC technology with nVDMOS, RESURF pLDMOS, and novel level-shift circuit for PDP scan-driver IC,” IEEE Transactions on Electron Devices, vol. 53, no. 4, pp. 891–896, 2006.
[5]  X. Li, Y. Zhuang, L. Zhang, and W. Xin, “Cost-effective VDMOS and compatible process for PDP scan-driver IC,” Chinese Journal of Semiconductors, vol. 28, no. 11, pp. 1679–1684, 2007.
[6]  Z. Sun, W. Sun, Y. Yi et al., “PDF scan driver with NVDMOS and RESURF PLDMOS,” in Proceedings of the 17th International Symposium on Power Semiconductor Devices and ICs (ISPSD '05), pp. 151–154, May 2005.
[7]  L. Théolier, H. Mahfoz-Kotb, K. Isoird, and F. Morancho, “A new junction termination technique: the deep trench termination (DT 2),” in Proceedings of the 21st International Symposium on Power Semiconductor Devices and IC's, ISPSD '09, pp. 176–179, June 2009.
[8]  R. Kamibaba, K. Takahama, and I. Omura, “Design of trench termination for high voltage devices,” in Proceedings of the 22nd International Symposium on Power Semiconductor Devices and IC's (ISPSD '10), pp. 107–110, June 2010.
[9]  L. Théolier, H. Mahfoz-Kotb, K. Isoird, F. Morancho, S. Assie-Souleille, and N. Mauran, “A new junction termination using a deep trench filled with BenzoCycloButene,” IEEE Electron Device Letters, vol. 30, no. 6, pp. 687–689, 2009.
[10]  J. Sun, F. X. C. Jiang, L. Guan, Z. Xiong, G. Yan, and J. K. O. Sin, “A new isolation technology for automotive power-integrated-circuit applications,” IEEE Transactions on Electron Devices, vol. 56, no. 9, pp. 2144–2149, 2009.
[11]  W. Sun, Y. Yi, H. Li, and L. Shi, “A novel latch-up protection for bulk-silicon scan driver ICs of shadow-mask plasma-display panel,” IEEE Electron Device Letters, vol. 28, no. 12, pp. 1135–1137, 2007.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133