全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

Frequency and Power Estimator for Digital Receivers in Doppler Shift Environments

Keywords: Digital Phase Locked Loop (DPLL) , Frequency Estimator , FPGA.

Full-Text   Cite this paper   Add to My Lib

Abstract:

A frequency estimator well suited for digital receivers is proposed. Accurate estimates ofunknown frequency and power of input sinusoidal signal, in the presence of additive whiteGaussian noise (AWGN), are provided. The proposed structure solve the problems of traditionalphase locked loop (PLL) such as, narrow tracking range, overshoot, long settle time, doublefrequency ripples in the loop and stability. Proposed method can estimate frequencies up to halfthe sampling frequency irrespective of the input signal power. Furthermore, it provides stabilityand allows fast tracking for any changes in input frequency. The estimator is also implementedusing field programmable gate array (FPGA), consumes 127 mW and works at a frequency of225 MHz. Proposed method can estimate the fluctuation in frequency of transmitter’s oscillator,can be used as a frequency shift keying receiver and can also be applied as a digital receiver inDoppler shift environment.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133