A Systolic Approach for an Improvement of a Finite Field Multiplier

This paper proposes a systolic finite multiplier, which appears to functionreasonably. And it shows that systolic architecture is a useful design tool for compute-bound applications.