This paper presents the first known timing-error detection (TED) microprocessor able to operate in subthreshold. Since the minimum energy point (MEP) of static CMOS logic is in subthreshold, there is a strong motivation to design ultra-low-power systems that can operate in this region. However, exponential dependencies in subthreshold, require systems with either excessively large safety margins or that utilize adaptive techniques. Typically, these techniques include replica paths, sensors, or TED. Each of these methods adds system complexity, area, and energy overhead. As a run-time technique, TED is the only method that accounts for both local and global variations. The microprocessor presented in this paper utilizes adaptable error-detection sequential (EDS) circuits that can adjust to process and environmental variations. The results demonstrate the feasibility of the microprocessor, as well as energy savings up to 28%, when using the TED method in subthreshold. The microprocessor is an 8-bit core, which is compatible with a commercial microcontroller. The microprocessor is fabricated in 65 nm CMOS, uses as low as 4.35 pJ/instruction, occupies an area of 50,000？μm 2, and operates down to 300 mV.
References
[1]
Shashank, P.; Inman, D. Energy Harvesting Technologies, 1st ed.; Springer: New York, NY, USA, 2009.
[2]
Rabaey, J. Optimizing Power at Standby: Circuits and Systems. In Low Power Design Essentials, 1st ed.; Springer: New York, NY, USA, 2009. Chapter 8.
[3]
Wang, A.; Calhoun, B.; Chandrakasan, A.P. Sub-Threshold Design for Ultra Low-Power Systems, 1st ed.; Springer: New York, NY, USA, 2006.
[4]
Versace, M.; Chandler, B. The brain of a new machine. IEEE Spectr. 2010, 12, 30–37, doi:10.1109/MSPEC.2010.5644776.
[5]
Bol, D.; Ambroise, R.; Flandre, D.; Legat, J. Interests and Limitations of Technology Scaling for Subthreshold Logic. IEEE Trans. Very Large Scale Integr. Syst. 2009, 17, 1508–1519, doi:10.1109/TVLSI.2008.2005413.
[6]
Bull, D.; Das, S.; Shivashankar, K.; Dasika, G.; Flautner, K.; Blaauw, D. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation. IEEE J. Solid State Circ. 2011, 46, 18–31, doi:10.1109/JSSC.2010.2079410.
[7]
Bowman, K.; Tschanz, J.; Lu, L.; Aseron, P.; Khellah, M.; Raychowdhury, A.; Geuskens, B.; Tokunaga, C.; Wilkerson, C.; Karnik, T.; De, V. A 45 nm resilient microprocessor core for dynamic variation tolerance. IEEE J. Solid State Circuit 2011, 46, 194–208, doi:10.1109/JSSC.2010.2089657.
[8]
Crop, J.; Krimer, E.; Moezzi-Madani, N.; Pawlowski, R.; Ruggeri, T.; Chiang, P.; Erez, M. Error detection and recovery techniques for variation-aware cmos computing: A comprehensive review. J. Low Power Electron. Appl. 2011, 1, 334–356, doi:10.3390/jlpea1030334.
[9]
Kwong, J.; Ramadass, Y.K.; Verma, N.; Chandrakasan, A.P. A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter. IEEE J. Solid State Circ. 2009, 44, 115–126, doi:10.1109/JSSC.2008.2007160.
Bol, D.; De Vos, J.; Hocquet, C.; Botman, F.; Durvaux, F.; Boyd, S.; Flandre, D.; Legat, J.-D. A 25 MHz 7 μW/MHz ultra-low-voltage microcontroller SoC in 65 nm LP/GP CMOS for low-carbon wireless sensor nodes. In Proceedings of the 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA; 2012; pp. 490–492.
[12]
Zhai, B.; Seok, M.; Cline, B.; Zhou, K.; Singhal, M.; Minuth, M.; Olson, J.; Nazhandali, L.; Austin, T.; Sylvester, D.; Blaauw, D. Exploring variability and performance in a sub-200-mV processor. IEEE J. Solid State Circuit 2008, 43, 881–891, doi:10.1109/JSSC.2008.917505.
[13]
Blaauw, D.; Kalaiselvan, S.; Lai, K.; Ma, W.H.; Pant, S.; Tokunaga, S.; Das, S.; Bull, D. Razor II: In situ error detection and correction for PVT and SER tolerance. In Proceedings of the 2008 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 3–7 February 2008; p. 400.
[14]
Turnquist, M.J.; Laulainen, E.; Makipaa, J.; Pulkkinen, M.; Koskinen, L. Measurement of a timing error detection latch capable of sub-threshold operation. In Proceedings of the 2009 IEEE NORCHIP Circuit Conference, Trondheim, Norway, 16–17 November 2009; pp. 1–4.
[15]
Turnquist, M.J.; Laulainen, E.; M？kip？？, J.; Koskinen, L. Measurement of a system-adaptive error-detection sequential circuit with subthreshold SCL. In Proceedings of the 2011 IEEE NORCHIP Circuit Conference, Lund, Sweden, 14–15 November 2011; pp. 1–4.
[16]
Tajalli, A.; Leblebici, Y. Leakage current reduction using subthreshold source-coupled logic. IEEE Trans. Circuit Syst. II 2009, 56, 374–378, doi:10.1109/TCSII.2009.2019167.
[17]
Tajalli, A.; Leblebici, Y. Low-Power Mixed Signal IC Design, 1st ed.; Springer: New York, NY, USA, 2010.
[18]
Alioto, M.; Leblebici, Y. Analysis and design of ultra-low power subthreshold MCML gates. In Proceedings of the IEEE International Symposium on Circuit and Systems, Taipei, Taiwan, 24–27 May 2009; pp. 2557–2560.
[19]
Bowman, K.; Tschanz, J.; Kim, N.; Lee, J.; Wilkerso, C.; Lu, S.; Karnik, T.; De, V. Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dyanmic-variation tolerance. In Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 3–7 February 2008; pp. 402–403.
