A novel Single Event Upset (SEU) tolerant flip-flop design is proposed, which is well suited for very-low power electronics that operate in subthreshold ( < Vt ≈ 500 mV). The proposed flip-flop along with a traditional (unprotected) flip-flop, a Sense-Amplifier-based Rad-hard Flip-Flop (RSAFF) and a Dual Interlocked storage Cell (DICE) flip-flop were all fabricated in MIT Lincoln Lab’s XLP 0.15 μm fully-depleted SOI CMOS technology—a process optimized for subthreshold operation. At the Cyclotron Institute at Texas A&M University, all four cells were subjected to heavy ion characterization in which the circuits were dynamically updated with alternating data and then checked for SEUs at both subthreshold (450 mV) and superthreshold (1.5 V) levels. The proposed flip-flop never failed, while the traditional and DICE designs did demonstrate faulty behavior. Simulations were conducted with the XLP process and the proposed flip-flop provided an improved energy delay product relative to the other non-faulty rad-hard flip-flop at subthreshold voltage operation. According to the XLP models operating in subthreshold at 250 mV, performance was improved by 31% and energy consumption was reduced by 27%.
References
[1]
Dodd, P.E.; Shaneyfelt, M.R.; Schwank, J.R.; Felix, J.A. Current and future challenges in radiation effects on cmos electronics. IEEE Trans. Nucl. Sci. 2010, 57, 1747–1763, doi:10.1109/TNS.2010.2042613.
[2]
Kim, J.; Roy, K. Double gate MOSFET subthreshold circuits for ultralow power applications. IEEE Trans. Electron. Devices 2004, 51 (9), 1468–1474.
[3]
Rathod, S; Saxena, A.; Dasgupta, S. Comparative analysis of SEU in FINFET SRAM cells for superthreshold and subthreshold supply voltage operation. IEEE Trans. Electron. Devices 2011, 58 (10) , 3630–3634.
[4]
Sabou, F.; Gadlage, M.; Bahar, R.; Mundy, J.; Patterson, W.; Reed, R.; Weller, R.; Schrimpf, R.; Zaslavsky, A. Two-dimentional markov chain analysis of radiation-induced soft errors in subthreshold nanoscale CMOS devices. IEEE Trans. Nucl. Sci. 2011, 57 (6), 3768–3774. 21738262
[5]
Chavan, A.; MacDonald, E.; Neff, J.; Bozeman, E. A Radiation Hardened Flip-Flop Design for Super and Sub Threshold Voltage Operation. In. In Proceedings of the 2011 IEEE Aerospace ConferenceBig Sky, MT, USA, 2011; pp. 1–6.
[6]
Markovic, D.; Nikolic, B.; Brodersen, R.W. Analysis and Design of Low-Energy Flip-Flops. In Proceedings of the International Symposium on Low Power Electronics and DesignHuntington Beach, CA, USA, 2001; pp. 52–55.
[7]
Stojanovic, V.; Oklobdzija, V.; Bajwa, R. A Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems. In Proceedings of the International Symposium on Low Power Electronics and Design, Monterey, CA, USA, 1998; pp. 227–232.
[8]
Mitra, S.; Seifert, N.; Zhang, M.; Shi, Q.; Kim, K.S. Robust system design with built-in soft-error resilience. Computer 2005, 38 (2), 43–52.
[9]
Jagirdar, A.; Oliveira, R.; Chakraborty, T. A Robust Architecture for Flip-Flops to Soft-Errors and Transients from Combinatorial Circuits. In Proceedings of the IEEE 21st International Conference on VLSI Design, Hyderabad, India, January 2008; pp. 39–44.
Jahinuzzaman, S.M.; Islam, R. TSPC-DICE: A Single Phase Clock High Performance SEU Hardened Flip-Flop. In Proceedings of the International Midwest Symposium on Circuits and Systems, Seattle, WA, USA, 2010; pp. 73–76.
[13]
Krueger, D.; Francom, E.; Langsdorf, J. Circuit Design for Voltage Scaling and Ser Immunity on a Quad-Core Itanium？ Processor. In Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, February 2008; pp. 94–95.
[14]
Wang, W.; Gong, H. Sense amplifier based rad-hard flip-flop design. IEEE Trans. Nucl. Sci. 2004, 51, 3811–3815, doi:10.1109/TNS.2004.839149.
[15]
MITLL Low-Power FDSOI CMOS Process Design Guide. Revision 2009:1. 2009. Available online: http://www.ece.umd.edu/~dilli/research/layout/MITLL_3D_2006/3D_PDK2.3/doc/ApplicationNotes2006-1.pdf (accessed on 28 April 2009).
[16]
Heijmen, T.; Giot, D.; Roche, P. Factors that Impact the Critical Charge of Memory Elements. In Proceedings of the 12th IEEE International On-Line Testing Symposium, Como, Italy, 2006.
[17]
KleinOsowski, A.; Oldiges, P.; Williams, R.Q.; Solomon, P.M. Modeling single-event upsets in 65 nm silicon-on-insulator semiconductor devices. In IEEE Trans. Nucl. Sci. ; 2006; 53 (6), pp. 3321–3328.
[18]
Mavis, D.G.; Eaton, P.H.; Sibley, M.D. SEE Characterization and mitigation in ultra-deep submicron technologies. In Proceedings of the IEEE International Conference on IC Design and Technology, Austin, TX, USA, May 2009; pp. 105–112.
[19]
Schwank, J.R.; Shaneyfelt, M.R.; Dodd, P.E. Sandia National Laboratories: Albuquerque, NM, USA, 2008. In Radiation Hardness Assurance Testing of Microelectronic Devices and Integrated Circuits: Test Guideline for Proton and Heavy Ion Single-Event Effects; Sandia National Laboratories: Albuquerque, NM, USA, 2008; p. 6983.
[20]
Joshi, V.; Rao, R.; Blaauw, D; Sylvester, D. Logic SER Reduction through Flip-Flop Redesign. In Proceedings of the International Symposium on Quality Electronic Design, San Jose, CA, USA, March 2006; pp. 612–616.
