In this brief paper, the dependency of short-circuit power on threshold voltage is analyzed and utilized for short circuit (SC) power reduction in multi-threshold (MTCMOS) processes. Analytical expressions are developed for estimation of the change of ratio between short-circuit power and dynamic power ( PSC/ Pdyn) while changing the design process. The analysis shows that the PSC/ Pdyn ratio can increase significantly if the VT/ Vdd ratio in new process decreases. An analytical expression is also derived for estimation of potential SC power reduction in MTCMOS processes by replacing low-V T transistors by high-V T devices in the same process. The proposed technique allows significant reduction of SC power without the need for process shift. The simulation results show good correlation with the analytical estimation at cell level, while demonstrating an average SC power saving of 36%. The performance impact is also validated, showing that timing degradation is minor and controllable. The proposed optimization technique is applicable to any multi-threshold process. The technique is simple for implementation, and can be easily integrated in the existing optimization tools.
References
[1]
Yuffe, M.; Knoll, E.; Mehalel, M.; Shor, J.; Kurts, T. A Fully Integrated Multi-CPU, GPU and Memory Controller 32 nm Processor. In Proceedings of IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 19–23 February 2011.
[2]
Morgenshtein, A.; Shwartz, I.; Fish, A. Gate Diffusion Input (GDI) logic in standard CMOS nanoscale process. In Proceedings of the IEEE 26th Convention of Electrical and Electronics Engineers in Isreal (IEEEI), Eliat, Isreal, 17–20 November 2010.
[3]
Intel 22nm 3-D Tri-Gate Transistor Technology. Available online: http://newsroom.intel.com/docs/DOC-2032 (accessed on 20 December 2011).
[4]
Rabaey, J.M.; Chandrakasan, A.; Nikolic, B. Digital Integrated Circuits: A Design Perspective; Prentice Hall Int.: Upper Saddle River, NJ, USA, 1996.
[5]
Nose, K.; Sakurai, T. Optimization of VDD and VTH for low-power and high speed applications. In Proceedings of the Conference on Asia South Pacific Design Automation Conference, Yokohama, Japan, 25–28 January 2000; pp. 469–474.
[6]
Chandrakasan, A.P.; Sheng, S.; Brodersen, R.W. Low-Power CMOS Digital Design. IEEE J. Solid State Circuit 1992, 27, 473–484.
[7]
Chatterjee, A.; Nandakumar, M.; Chen, I. An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits. In Proceedings of the International Symposium on Low Power Electronics and Design, Mnonterey, CA, USA, 12–14 August 1996; pp. 145–150.
[8]
Nose, K.; Sakurai, T. Closed-Form Expressions for Short-Circuit Power of Short-Channel CMOS Gates and its Scaling Characteristics. In Proceedings of the International Technical Conference on Circuits/Systems, Computers and Communications; Sokcho, Korea: July 1998; pp. 1741–1744.
[9]
Alvandpour, A.; Larsson-Edefors, P.; Svensson, C. Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits. In Proceedings of the International Symposium on Low Power Electronics and Design, Mnonterey, CA, USA, 10–12 August 1998; pp. 245–249.
[10]
Nose, K.; Sakurai, T. Analysis and Future Trend of Short-Circuit Power. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 2000, 19, 1023–1030, doi:10.1109/43.863642.
[11]
Veendrick, H.J.M. Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits. IEEE J. Solid State Circuit 1984, sc-19, 468–473, doi:10.1109/JSSC.1984.1052168.
