全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

Using a Voltage Domain Programmable Technique for Low-Power Management Cell-Based Design

DOI: 10.3390/jlpea1020303

Keywords: power management, voltage domain programmable, multiple-voltage, low-voltage

Full-Text   Cite this paper   Add to My Lib

Abstract:

The Multi-voltage technique is an effective way to reduce power consumption. In the proposed cell-based voltage domain programmable ( VDP) technique, the high and low voltages applied to logic gates are programmable. The flexible voltage domain reassignment allows the chip performance and power consumption to be dynamically adjusted. In the proposed technique, the power switches possess the feature of flexible programming after chip manufacturing. This VDP method does not use an external voltage regulator to regulate the supply voltage level from outside of the chip but can be easily integrated within the design. This novel technique is proven by use of a video decoder test chip, which shows 55% and 61% power reductions compared to conventional single-Vdd and low-voltage designs, respectively. This power-aware performance adjusting mechanism shows great power reduction with a good power-performance management mechanism.

References

[1]  Usami, K.; Igarashi, M.; Minami, F.; Ishikawa, T.; Kanzawa, M.; Ichida, M.; Nogami, K. Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor. Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, Santa Clara, CA, USA, 5–8 May 1997; pp. 131–134.
[2]  Lin, J.-W.; Yeh, C.-W. Cluster-Inclined Supply and Threshold Voltage Scaling with Gate Re-sizing. M.Sc. Thesis, National Chung-Cheng University, Taiwan, 2005.
[3]  Burd, T.; Pering, T.; Stratakos, A.; Brodersen, R. A dynamic voltage scaled microprocessor system. IEEE J. Solid State Circuits 2000, 35, 1571–1580.
[4]  Mohanty, S.P.; Pradhan, D.K. ULS: A dual-Vth/high-κ nano-CMOS universal level shifter for system-level power management. ACM J. Emerg. Technol. Comput. 2010, 6, 8:1–8:26.
[5]  Mohanty, S.P.; Ranganathan, N.; Balakrishnan, K. A dual voltage-frequency VLSI chip for image watermarking in DCT domain. IEEE Trans. Circuits Syst. II 2006, 53, 394–398.
[6]  Cheng, C.H.; Wang, C.H. CKVdd: A clock-controlled self-stabilized voltage technique for reducing dynamic power in CMOS digital circuits. IEICE Trans. Electron. 2009, E92-C, 391–400.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133