Recently, double-gate MOSFETs (DGMOSFETs) have been shown to be more optimal for ultra-low power circuit design due to the improved subthreshold slope and the reduced leakage current compared to bulk CMOS. However, DGMOSFETs for subthreshold circuit design have not been much explored in comparison to those for strong inversion-based design. In this paper, various configurations of DGMOSFETs, such as tied/independent gates and symmetric/asymmetric gate oxide thickness are explored for ultra-low power and high efficient radio frequency identification (RFID) design. Comparison of bulk CMOS with DGMOSFETs has been conducted in ultra-low power subthreshold digital logic design and rectifier design, emphasizing the scope of the nano-scale DGMOSFET technology for future ultra-low power systems. The DGMOSFET-based subthreshold logic improves energy efficiency by more than 40% compared to the bulk CMOS-based logic at 32 nm. Among the various DGMOSFET configurations for RFID rectifiers, symmetric tied-gate DGMOSFET has the best power conversion efficiency and the lowest power consumption.
References
[1]
Chen, C.; Sarrafzadeh, M. Simultaneous voltage scaling and gate sizing for low-power design. IEEE Trans. Circuits Syst. 2002, 49, 400–408.
[2]
Kim, C.H.; Roy, K. Dynamic VTH Scaling Scheme for Active Leakage Power Reduction. Proceedings of the Design, Automation Test Europe Conference and Exhibition, Paris, France, 4–8 March 2002; pp. 163–167.
[3]
Agarwal, A.; Li, H.; Roy, K. A single V low-leakage gated- ground cache for deep submicron. IEEE J. Solid-State Circuits 2003, 38, 319–328.
[4]
Palumbo, G.; Pappalardo, F.; Sannella, S. Evaluation on Power Reduction Applying Gated Clock Approaches. Proceedings of the 2002 IEEE International Symposium on Circuits and Systems, New York, NY, USA, 2002; 4, pp. 85–88.
[5]
Cao, Y.; Hu, C.; Huang, X.; Kahng, A.B.; Muddu, S.; Stroobandt, D.; Sylvester, D. Effects of global Interconnect Optimizations on Performance Estimation of deep Submicron Design. Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD2000), San Jose, CA, USA, 5–9 November 2000; pp. 56–61.
[6]
Katkoori, S.; Alupoaei, S. RT-level Interconnect Optimization in DSM Regime. Proceedings of the IEEE Computer Society Workshop VLSI, 2000, Orlando, FL, USA, 27–28 April 2000; pp. 143–148.
[7]
Entrena, L.; Lopez, C.; Olias, E.; Millan, E.S.; Espejo, J.A. Logic Optimization of Unidirectional Circuits with Structural Methods. Proceedings of the Seventh International on-Line Testing Workshop, Taormina, Italy, 9–11 July 2001; pp. 43–47.
[8]
Millan, E.S.; Entrena, L.; Espejo, J.A. On the Optimization Power of Redundancy Addition and Removal for Sequential Logic Optimization. Proceedings of the Euromicro Symposium on Digital Systems, Design, Warszawa, Poland, 4–6 September 2001; pp. 292–299.
[9]
Ramirez, R.J. Variability-aware design of subthreshold devices. Master Thesis, Electrical and Computer Engineering Department, University of Waterloo, Waterloo, Canada, 2007.
[10]
Taur, Y.; Ning, T.H. Fundamentals of Modern VLSI Devices; Cambridge University Press: Cambridge, UK, 1998.
[11]
Vittoz, E.; Fellrath, J. CMOS analog integrated circuits based on weak inversion operation. IEEE J. Solid-State Circuits 1977, 12, 224–231.
[12]
Ramesh, V.; Dasgupta, S.; Agarwal, R.P. SDG vs. ADG with Tied and Independent gate Options in the Subthreshold Logic for Ultra Low Power Applications. Proceedings of the 2nd International Workshop on Electron Devices and Semiconductor Technology (IEDST '09), Bombay, India, 1–2 June 2009.
[13]
Soeleman, H.; Roy, K. Digital CMOS Logic Operation in the Sub-Threshold Region. Proceedings of the Tenth Great Lakes Symposium on VLSI, Chicago, IL, USA, March 2000; pp. 107–112.
[14]
Ramesh, V.; Dasgupta, S.; Agarwal, R.P. Device and Circuit Co-Design Robustness Studies in the Sub-Threshold Logic for Ultra Low Power Applications for 32 nm CMOS. IEEE Trans. Electron Devices 2010, 57, 654–664.
[15]
Wang, A.; Chandrakasan, A. A 180-mv subthreshold FFT Processor Using a Minimum Energy Design Methodology. IEEE J. Solid-State Circuits 2005, 40, 310–319.
[16]
Ramesh, V.; Dasgupta, S.; Agarwal, R.P. Investigation of Robustness and Performance Comparisons of DG-FinFETs with Symmetric, Asymmetric, Tied and Independent gate options for Optimal Subthreshold Logic. Proceedings of the IEEE 4th International Conference on Computers & Devices for Communication (CODEC), Calcutta, India, 14–16 December 2009.
[17]
Zhai, B.; Nazhandali, L.; Olson, J.; Reeves, A.; Minuth, M.; Helfand, R.; Pant, S.; Blaauw, D.; Austin, T. A 2.60pj/inst Subthreshold Sensor Processor for Optimal Energy Efficiency. Proceedings of the 2006 Symposium on VLSI Circuits, Honolulu, HI, USA, June 2006; pp. 154–155.
[18]
Lee, T.H. The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. ed.; Cambridge University Press: Cambridge, UK, 1998.
[19]
Wu, S.M.; Yang, J.R.; Liu, T.Y. A Transponder IC for Wireless Identification Systems. Proceedings of the 7th International Symposium on Personal, Indoor, and Mobile Communications (PIMRC '96), Taipei, Taiwan, 15–18 October 1996; 1, pp. 238–241.
[20]
Masui, S.; Ishii, E.; Iwawaki, T.; Sugawara, Y.; Sawada, K. A 13.56-MHz CMOS RF Identification Transponder Integrated Circuit with a Dedicated CPU. Proceedings of the 1999 IEEE International Solid-State Circuits Conference (ISSCC '99), San Francisco, CA, USA, 15–17 February 1999; pp. 162–163.
[21]
Rao, K.V.S.; Heinrich, H.; Martinez, R. High Performance UHF RFID Tags. Proceedings of the 3rd Workshop on Automatic Identification Advanced Technologies, Tarrytown, NY, USA, March 2002.
[22]
Karthaus, U.; Fischer, M. Fully integrated passive UHF RFID transponder with 16.7 mu-W minimum RF input power. IEEE J. Solid-State Circuits 2003, 38, 1602–1608.
[23]
Glidden, R.; Bockorick, C.; Cooper, S.; Diorio, C.; Dressler, D.; Gutnik, V.; Hagen, C.; Hara, D.; Hass, T.; Humes, T.; et al. Design of ultra-low-cost UHF RFID tags for supply chain applications. IEEE Commun. Mag. 2004, 42, 140–151.
[24]
Vita, G.D.; Lannaccone, G. Design Criteria for the RF Section of Long Range Passive RFID systems. Proceedings of the Norchip Conference, Oslo, Norway, 8–9 November 2004; pp. 107–110.
Kocer, F.; Flynn, M.P. A Long-Range RFID IC with On-Chip ADC in 0.25 μm CMOS. Proceedings of the 2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Long Beach, CA, USA, 12–14 June 2005; 12–14, pp. 361–364.
[27]
Yeoh, W.G.; Choi, Y.B.; Tham, K.Y.; Diao, S.X.; Li, Y.S. A CMOS 2.45-GHz Radio Frequency Identification Tag IC with Read/Write Memory. Proceedings of the 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium, Long Beach, CA, USA, 12–14 June 2005; pp. 365–368.
[28]
Jamali, B.; Ranasinghe, D.C.; Cole, P.H. Analysis of UHF RFID CMOS rectifier structures and input impedance characteristics. Proc. SPIE 2005, 6035, 313–323.
[29]
Umeda, T.; Yoshida, H.; Sekine, S.; Fujita, Y.; Suzuki, T.; Otaka, S. A 950-MHz rectifier circuit for sensor network tags with 10-m distance. IEEE J. Solid-State Circuits 2006, 40, 35–41.
[30]
Kranti, A.; Armstrong, G.A. Nonclassical channel design in MOSFETs for improving OTA gain-bandwidth trade-off. IEEE Trans. Circuits Syst. I 2010, 57, 3048–3054.
[31]
Kumar, A.; Tiwari, S. A Power-Performance Adaptive Low Voltage Analog Circuit Design Using Independently Controlled Double Gate CMOS Technology. Proceedings of the 2004 International Symposium on Circuits and Systems (ISCAS '04), Vancouver, Canada, 23–26 May 2004; pp. 197–200.
[32]
Freitas, P.; Billio, G.; Lapuyade, H.; Begueret, J.B. Analog Design Considerations for Independently Driven Double Gate MOSfets and Their Application in a Low-Voltage OTA. Proceedings of the 14th IEEE International Conference on Electronics, Circuits and Systems, Marrakech, Morocco, 11–14 December 2007; pp. 198–201.
[33]
Mohankumar, N.; Syamal, B.; Sarkar, C.K. Influence of channel and gate engineering on the analog and RF performance of DG MOSFETs. IEEE Trans. Electron Devices 2010, 57, 82–86.
[34]
Sekigawa, T.; Hayashi, Y. Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate. Solid-State Electron. 1984, 27, 827–828.
[35]
Hisamoto, D.; Kaga, T.; Kawamoto, Y.; Takeda, E. A fully depleted lean channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET. IEEE Electron Device Lett. 1990, 11, 36–38.
[36]
Colinge, J.P.; Gao, M.H.; Romano, A.; Maes, H.; Claeys, C. Silicon-on Insulator Gate-all-around Device. Proceedings of the 1990 IEEE SOS/SOI Technology Conference, Key West, FL, USA, 2–4 October 1990; pp. 137–138.
[37]
Jurczak, M.; Skotnicki, T.; Paoli, M.; Tormen, B.; Martins, J.; Regolini, J.L.; Dutartre, D.; Ribot, P.; Lenoble, D.; Pantel, R.; et al. Silicon-on-Nothing (SON)-an innovative process for advanced CMOS. IEEE Trans. Electron Devices 2000, 47, 2179–2187.
[38]
Harrison, S.; Coronel, P.; Leverd, F.; Cerutti, R.; Palla, R.; Delille, D.; Borel, S.; Jullian, S.; Pantel, R.; Descombes, S.; et al. Highly Performant Double Gate MOSFET Realized with SON Process. Proceedings of the IEEE International Electron Devices Meeting (IEDM '03), Washington, DC, USA, 8–10 December 2003; pp. 18.6.1–18.6.4.
[39]
Pretet, J.; Monfray, S.; Cristoloveanu, S.; Skotnicki, T. Silicon-on-nothing MOSFETs: Performance, short-channel effects, and backgate coupling. IEEE Trans. Electron Devices 2004, 51, 240–245.
[40]
Liu, Y.; Ishii, K.; Tsutsumi, T.; Masahara, M.; Suzuki, E. Ideal rectangular cross-section Si-Fin channel double-gate MOSFETs fabricated using orientation-dependent wet etching. IEEE Electron Device Lett. 2003, 24, 484–486.
[41]
Hiramoto, T. Nano-scale silicon MOSFET Towards non-traditional and quantum devices. Proceedings of the IEEE International SOI Conference, Maui, HI, USA, October 2001; pp. 8–10.
[42]
Jiao, Z.; Salama, A.T. A fully depleted delta channel SOI NMOSFET. Proc. Electro chem. Soc. 2001, 3, 403.
Moselund, K.E.; Dainesi, P.; Declercq, M.; Bopp, M.; Coronel, P.; Skotnicki, T.; Ionescu, A.M. Compact gate-all-around silicon light modulator for ultra high speed operation. Sens. Actuators A 2006, 130–131, 220–227.
[45]
Castellani-Coulie, K.; Munteanu, D.; Autran, J.L.; Ferlet-Cavrois, V.; Paillet, P.; Baggio, J. Investigation of 30 nm gate-all-around MOSFET sensitivity to heavy ions: A 3-D simulation study. IEEE Trans. Nucl. Sci. 2006, 53, 1950–1954.
[46]
Lemme, M.C.; Mollenhauer, T.; Henschel, W.; Wahlbrink, T.; Baus, M.; Winkler, O.; Granzner, R.; Schwierz, F.; Spangenberg, B.; Kurz, H. Subthreshold behavior of triple-gate MOSFETs on SOI Material. Solid State Electronics 2004, 48, 529–534.
[47]
Baie, X.; Colinge, J.P.; Bayot, V.; Grivei, E. Quantum-wire effects in thin and narrow SOI MOSFETs. Proceedings of the IEEE International SOI Conference, Tucson, AZ, USA; 1995; pp. 66–67.
[48]
Colinge, J.P.; Baie, X.; Bayot, V.; Grivei, E. A silicon-on-insulator quantum wire. Solid-State Electron. 1996, 39, 49–51.
[49]
Chau, R.; Doyle, B.; Kavalieros, J.; Barlage, D.; Murthy, A.; Doczy, M.; Arghavani, R.; Datta, S. Advanced Depleted-Substrate Transistors: Single-gate, Double-Gate and Tri-Gate. Proceedings of the 2002 International Conference on Solid State Devices and Materials (SSDM 2002), Nagoya, Japan, 17–19 September 2002; pp. 68–69.
[50]
Doyle, B.S.; Datta, S.; Doczy, M.; Jin, B.; Kavalieros, J.; Linton, T.; Murthy, A.; Rios, R.; Chau, R. High performance fully-depleted tri-gate CMOS transistors. IEEE Electron Device Lett. 2003, 24, 263–265.
[51]
Miyano, S.; Hirose, M.; Masuoka, F. Numerical analysis of a cylindrical thin pillar transistor (CYNTHIA). IEEE Trans. Electron Devices 1992, 39, 1876–1881.
[52]
Ohba, T.; Nakamura, H.; Sakuraba, H.; Masuoka, F. A novel tri-control gate surrounding gate transistor (TCG-SGT) nonvolatile memory cell for flash memory. Solid-State Electron. 2005, 50, 924–928.
[53]
Nitayama, A.; Takato, H.; Okabe, N.; Sunouchi, K.; Hieda, K.; Horiguchi, F.; Masuoka, F. Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits. IEEE Trans. Electron Devices 1991, 38, 579–583.
[54]
Passi, V.; Olbrechts, B.; Raskin, J.P. Fabrication of a Quadruple Gate MOSFET in Silicon-on-Insulator Technology. Proceedings of the NATO Advanced Research Workshop on Nanoscaled Semiconductor-on-Insulator Structures and Devices, Big Yalta, Ukraine, 15–19 October 2006; pp. 11–12.
[55]
Dufrene, B.; Akarvardar, K.; Cristoloveanu, S.; Blalock, B.J.; Gentil, P.; Kolawa, E.; Mojarradi, M.M. Investigation of the four-gate action in G4–FETs. IEEE Trans. Electron Devices 2004, 51, 1931–1935.
[56]
Lee, H.; Yu, L.E.; Ryu, S.W.; Han, J.W.; Jeon, K.; Jang, D.Y.; Kim, K.H.; Lee, J.; Kim, J.H.; Jeon, S.C.; et al. Sub-5 nm All-Around Gate FinFET for Ultimate Scaling. Proceedings of the 2006 Symposium on VLSI Circuits, Honolulu, HI, USA, June 2006.
[57]
Singh, N.; Lim, F.Y.; Fang, W.W.; Rustagi, S.C.; Bera, L.K.; Agarwal, A.; Tung, C.H.; Hoe, K.M.; Omampuliyur, S.R.; Tripathi, D.; et al. Ultra-narrow silicon nanowire gate-allaround CMOS device: Impact of diameter, channel-orientation and low temperature on device performance. Proceedings of the International Electron Devices Meeting (IEDM '06), San Francisco, CA, USA, 11–13 December 2006; pp. 1–4.
[58]
Colinge, J.P.; Chandrakasan, A. FinFETs and Other Multi-Gate Transistors (Integrated Circuits and Systems); Springer: Berlin, Germany, 2008.
[59]
Chang, L.; Choi, Y.K.; Ha, D.; Ranade, P.; Xiong, S.; Bokor, J.; Hu, C.; King, T.J. Extremely scaled silicon nano CMOS devices. Proc. IEEE 2003, 91, 1860–1873.
[60]
Wong, H.S.P.; Frank, D.J.; Solomon, P.M. Device Design Considerations for Double-Gate, Ground-Plane, Single-Gated Ultra-Thin SOI MOSFET at the 25 nm Channel Length Generation. Proceedings of the International Electron Devices Meeting (IEDM '98), San Francisco, CA, USA, 6–9 December 1998; pp. 407–410.
[61]
Nowak, E.J.; Aller, I.; Ludwig, T.; Kim, K.; Joshi, R.V.; Chuang, C.T.; Bernstein, K.; Puri, R. Turning silicon on its edge. IEEE Circuits Device Mag. 2004, 20, 20–31.
[62]
Tang, S.H.; Chang, L.; Lindert, N.; Kyu, C.Y.; Lee, W.C.; Huang, X.; Subramanian, V.; Bokor, J.; King, T.J.; Hu, C. FinFET-a Quasi-Planar Double-Gate MOSFET. Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC 2001), San Francisco, CA, USA, 5–7 February 2001; pp. 118–119.
[63]
Fried, D.; Nowak, E.; Kedzierski, J.; Dusterr, J.; Kornegay, K. A Fin-Type Independent-Double-Gate NFET. Proceedings of the 61st Device Research Conference, Salt Lake, UT, USA, 23–25 June 2003; pp. 45–46.
[64]
Mathew, L.; Du, Y.; Thean, A.V.Y.; Sadd, M.; Vandooren, A.; Parker, C.; Stephens, T.; Mora, R.; Rai, R.; Zavala, M.; et al. CMOS vertical multiple independent gate field effect transistors (MIGFET). 2004, 187–188.
[65]
Mukhopadhyay, S.; Mahmoodi, H.; Roy, K. Design of High Performance Sense Amplifier Using Independent Gate Control in Sub-50 nm Double-Gate MOSFET. Proceedings of the 6th International Symposium on Quality Electronic Design (ISQED 2005), San Jose, CA, USA, 21–23 March 2005; pp. 490–495.
[66]
Mahmoodi, H.; Mukhopadhyay, S.; Roy, K. High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs. Proceedings of the IEEE International SOI Conference, Charleston, SC, USA; 2004; pp. 67–68.
[67]
Cakici, T.; Mahmoodi, H.; Mukhopadhyay, S.; Roy, K. Independent Gate Skewed Logic in Double-Gate SOI Technology. Proceedings of the 2005 IEEE International SOI Conference, Honolulu, HI, USA, 3–6 October 2005; pp. 83–84.
[68]
Cakici, T.; Bansal, A.; Roy, K. A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices. Proceedings of the IEEE International SOI Conference, Newport Beach, CA, USA; 2003; pp. 21–22.
[69]
International Technology Roadmap for Semiconductors. Available online: http://public.itrs.net/ (accessed on 29 June 2011).
[70]
Kim, J.J.; Roy, K. Double gate-MOSFET sub-threshold circuit for ultralow power applications. IEEE Trans. Electron Devices 2004, 51, 1468–1474.
[71]
Ramesh, V.; Dasgupta, S.; Agarwal, R.P. Robustness comparison of DG-FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic. Microelectron. J. 2010, 41, 195–211.
[72]
Paul, B.; Bansal, A.; Roy, K. Underlap DGMOS for digital sub-threshold operation. IEEE Trans. Electron Devices 2006, 53, 910–913.
[73]
Ramesh, V.; Dasgupta, S.; Agarwal, R.P. Robust and ultra low power subthreshold logic circuits with symmetric, asymmetric, 3T, 4T DGFinFETs. J. Low Power Electron. 2010, 6, 103–114.
[74]
Feng, X.W.; Xie, W.Y. Analysis of subthreshold FinFET Circuits for ultra low power design. Proceedings of the IEEE International SOI Conference, Niagara Falls, NY, USA, 2006; pp. 91–92.
[75]
Ramesh, V.; Dasgupta, S.; Agarwal, R.P. PVT variation sensitivity comparisons of nano scale CMOS and 3T-4T double gate FinFETs for robust and ultra low power subthreshold logic. J. IET Circuits Devices Syst. 2010, 4, 548–560.
[76]
Roy, K.; Mahmoodi, H.; Mukhopadhyay, S.; Ananthan, H.; Bansal, A.; Cakici, T. Double-Gate SOI Devices for Low-Power and High-Performance Applications. Proceedings of the 19th International Conference on VLSI Design (VLSID 2006), Hyderabad, India, January 2006.
[77]
Hanson, S.; Seok, M.; Sylvester, D.; Blaauw, D. Nanometer device scaling in subthreshold logic and SRAM. IEEE Trans. Electron Devices 2008, 55, 175–185.
[78]
Predictive Technology Model (PTM). Available online: http://ptm.asu.edu/ (accessed on 29 June 2011).
[79]
Zhao, W.; Cao, Y. Predictive technology model for nano-CMOS design exploration. J. Emerg. Technol. Comput. Syst. 2007, 3, 1–17.
[80]
Umeda, T.; Yoshida, H.; Sekine, S.; Fujita, Y.; Suzuki, T.; Otaka, S. A 950-MHz rectifier circuit for sensor network tags with 10-m distance. IEEE J. Solid-State Circuits 2006, 41, 35–41.
[81]
Nakamoto, H.; Yamazaki, D.; Yamamoto, T.; Kurata, H.; Yamada, S.; Mukaida, K.; Ninomiya, T.; Ohkawa, T.; Masui, S.; Gotoh, K. A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35-μm technology. IEEE J. Solid-State Circuits 2007, 42, 101–110.
[82]
Kotani, K.; Ito, T. High Efficiency CMOS Rectifier Circuit with Self-Vth-Cancellation and Power Regulation Functions for UHF RFIDs. Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC '07), 12–14 November 2007; pp. 119–122.
[83]
Kotani, K.; Ito, T. Self-Vth-cancellation high-efficiency CMOS rectifier circuit for UHF RFIDs. IEICE Trans. Electron. 2009, E92-C, 153–160.
[84]
Sasaki, A.; Kotani, K.; Ito, T. Differential-Drive CMOS Rectifier for UHF RFIDs with 66% PCE at 12 dBm Input. Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC '08), Fukuoka, Japan, 3–5 November 2008; pp. 105–108.
