CMOS chips are engineered with sufficient performance margins to ensure that they meet the target performance under worst case operating conditions. Consequently, excess power is consumed for most cases when the operating conditions are more benign. This article will review a suite of dynamic power minimization techniques, which have been recently developed to reduce power consumption based on actual operating conditions. We will discuss commonly used techniques like Dynamic Power Switching (DPS), Dynamic Voltage and Frequency Scaling (DVS and DVFS) and Adaptive Voltage Scaling (AVS). Recent efforts to extend these to cover threshold voltage adaptation via Dynamic Voltage and Threshold Scaling (DVTS) will also be presented. Computation rate is also adapted to actual work load requirements via dynamically changing the hardware parallelism or by controlling the number of operations performed. These will be explained with some examples from the application domains of media and wireless signal processing.
References
[1]
Staunstrup, J.; Wolf, W. Hardware/Software Co-Design: Principles and Practice; Kluwer Academic Publishers: Norwell, MA, USA, 2010.
[2]
Rabaey, J. Low Power Design Essentials; Springer: New York, NY, USA, 2009.
[3]
Benini, L.; de Micheli, G. Dynamic Power Management: Design Techniques and CAD Tools, 1st ed. ed.; Kluwer Academic Publishers: Norwell, MA, USA, 1998.
[4]
Gammie, G.; Wang, A.; Mair, H.; Lagerquist, R.; Chau, M.; Royannez, P.; Gururajrao, S.; Ko, U. SmartReflex power and performance management technologies for 90 nm, 65 nm, and 45 nm mobile application processors. Proc. IEEE 2010, 98, 144–159.
[5]
Mutoh, S.; Douseki, T.; Matsuya, Y.; Aoki, T.; Shigematsu, S.; Yamada, J. 1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS. IEEE J. Solid-State Circuit 1995, 30, 847–854.
[6]
Flynn, D.; Aitken, R.; Gibbons, A.; Shi, K.J. Low Power Methodology Manual: For System-on-Chip Design; Springer: New York, NY, USA, 2007.
[7]
Jumel, F.; Royannez, P.; Mair, H.; Scott, D.; Er Rachidi, A.; Lagerquist, R.; Chau, M.; Gururajarao, S.; Thiruvengadam, S.; Clinton, M.; et al. A Leakage Management System Based on Clock Gating Infrastructure for a 65 nm Digital Base-Band Modem Chip. Proceedings of the IEEE Symposium of VLSI Circuits, Honolulu, HI, USA, June 2006; pp. 214–215.
[8]
Nakai, M.; Akui, S.; Seno, K.; Meguro, T.; Seki, T.; Kondo, T.; Hashiguchi, A.; Kawahara, H.; Kumano, K.; Shimura, M. Dynamic voltage and frequency management for a low-power embedded microprocessor. IEEE J. Solid-State Circuit 2005, 40, 28–35.
[9]
Nose, K.; Sakurai, T. Optimization of VDD and VTH for Low-Power and High-Speed Applications. Proceedings of the 2000 Asia and South Pacific Design Automation Conference, ASP-DAC '00, Yokohama, Japan, 25–28 January 2000.
[10]
Burd, T.D.; Pering, T.A.; Stratakos, A.G.; Broderson, R.W. A Dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circuit 2000, 35, 1571–1580.
[11]
Dighe, S.; Vangal, S.R.; Aseron, P.; Kumar, S.; Jacob, T.; Bowman, K.A.; Howard, J.; Tschanz, J.; Erraguntla, V.; Borkar, N.; et al. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-Core TeraFLOPS processor. IEEE J. Solid-State Circuit 2011, 46, 184–193.
[12]
Bull, D.; Das, S.; Shivashankar, K.; Dasika, G.; Flautner, K.; Blaauw, D. A Power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation. IEEE J. Solid-State Circuit 2011, 46, 18–31.
[13]
Sreejith, K.; Amrutur, B.; Balivada, A. A workload based lookup table for minimal power operation under supply and body bias control. J. Low Power Electron. 2009, 5, 173–184.
[14]
Nomura, M.; Ikenaga, Y.; Takeda, K.; Nakazawa, Y.; Aimoto, Y.; Hagihara, Y. delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes. IEEE J. Solid-State Circuit 2006, 41, 805–814.
[15]
Mehta, N.; Amrutur, B. Dynamic supply and threshold voltage scaling for CMOS digital circuits using in-situ power monitor. IEEE Trans. Very Large Scale Integr. Syst. 2011, 99, 1–10.
[16]
Kikuchi, Y.; Takahashi, M.; Maeda, T.; Fukuda, M.; Koshio, Y.; Hara, H.; Arakida, H.; Yamamoto, H.; Hagiwara, Y.; Fujita, T.; et al. A 40 nm 222 mW H.274 full-HD decoding, 25 power domains, 14-core application processor with x512b stacked DRAM. IEEE J. Solid-State Circuit 2011, 46, 32–41.
[17]
Chandrakasan, A.; Gutnik, V.; Xanthopoulos, T. Data Driven Signal Processing: An Approach for Energy Efficient Computing. Proceedings of the 1996 International Symposium on Low Power Electronics and Design, Monterey, CA, USA, 12–14 August 1996; pp. 347–352.
[18]
Sinha, A.; Chandrakasan, A.P. Energy Efficient Filtering Using Adaptive Precision and Variable Voltage. Proceedings of the Twelfth Annual IEEE International ASIC/SOC Conference, IEEE ASIC '99, Washington, DC, USA, 15–18 September 1999; pp. 327–331.
[19]
Nisar, M.; Chatterjee, A. Environment and Process Adaptive Low Power Wireless Baseband Signal Processing Using Dual Real-Time Feedback. Proceedings of the 22nd International Conference on VLSI Design, New Delhi, India, 5–9 January 2009.
[20]
Dwivedi, S.; Amrutur, B.; Bhat, N. Power Scalable Digital Baseband Architecture for IEEE 802.15.4. Proceedings of the 24th International Conference on VLSI Design, Chennai, India, 2–7 January 2011.
[21]
Gupte, A.; Amrutur, B. Adaptive global elimination algorithm for low power motion estimation. J. Low Power Electron. 2009, 5, 1–16.
[22]
Huang, Y.-W.; Chien, S.-Y.; Hsieh, B.-Y.; Chen, L.-G. Global elimination algorithm and architecture for fast block matching motion estimation. IEEE Trans. Circuit Syst. Video Technol. 2004, 14, 898–907.
[23]
Gutnik, V.; Chandrakasan, A. An Energy Efficient Controller for Variable Supply Voltage Low Power Processing. Proceedings of the 1996 International Symposium on Circuits and Systems, Atlanta, GA, USA, 12–15 May 1996; pp. 158–159.
[24]
Lu, Z.; Hein, J.; Humphrey, M.; Stan, M.; Lach, J.; Skadron, K. Control-Theoretic Dynamic Frequency and Voltage Scaling for Multimedia Workloads. Proceedings of the 5th International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02, Greenoble, France, 8–11 October 2002.
[25]
Lee, S.; Oh, J.; Park, J.; Kwon, K.; Kim, M.; Yoo, H.-J. A 345 mW heterogeneous many-core processor with an intelligent inference engine for robust object recognition. Proceedings of the 2010 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 7–11 February 2010; pp. 332–333.
[26]
Simunic, T.; Benini, L.; Glynn, P.; de Micheli, G. Dynamic Power Management for Portable Systems. Proceedings of the 6th Annual International Conference on Mobile Computing and Networking (MobiCom '00), Boston, MA, USA, 6–11 August 2000.
