Power is a primary concern in modern circuits. Clock distribution networks, in particular, are an essential element of a synchronous digital circuit and a significant power consumer. Clock distribution networks are subject to clock skew due to process, voltage, and temperature (PVT) variations and load imbalances. A target skew between sequentially-adjacent registers can be obtained in a balanced low power clock tree using techniques such as buffer and wire sizing. Existing skew mitigation techniques in tree-based clock distribution networks, however, are not efficient in coping with post design variations; whereas the latest non-tree mesh-based solutions reliably handle skew variations, albeit with a significant increase in dissipated power. Alternatively, crosslink-based methods provide low power and variation-efficient skew solutions. Existing crosslink-based methods, however, only address skew at the network topology level and do not target low power consumption. Different methods to manage skew and skew variations within tree and non-tree clock distribution networks are reviewed and compared in this paper. Guidelines for inserting crosslinks within a buffered low power clock tree are provided. Metrics to determine the most power efficient technique for a given circuit are discussed and verified with simulation.
References
[1]
Kourtev, I.S.; Friedman, E.G. Timing Optimization through Clock Skew Scheduling, 2nd ed. ed.; Springer Science + Business Media: Boston, MA, USA, 2009.
[2]
Xi, J.G.; Dai, W.W.M. Buffer Insertion and Sizing under Process Variations for Low Power Clock Distribution. Proceedings of the 32st Conference on Design Automation, San Francisco, CA, USA, 12–16 June 1995; pp. 491–496.
[3]
Tsai, J.L.; Chen, T.H.; Chen, C.C.P. Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing. IEEE Trans. Comput. Aid. Des. Int. 2004, 23, 565–572.
[4]
Pullela, S.; Menezes, N.; Omar, J.; Pillage, L.T. Skew and delay optimization for reliable buffered clock trees. Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, CA, USA, 7–11 November 1993; pp. 556–562.
[5]
Li, Z.; Zhou, Y.; Shi, W. Wire sizing for non-tree topology. IEEE Trans. Comput. Aided Des. Int. 2007, 26, 872–880.
[6]
Friedman, E.G. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 2001, 89, 665–692.
[7]
Abdelhadi, A.; Ginosar, R.; Kolodny, A.; Friedman, E.G. Timing-Driven Variation-Aware Nonuniform Clock MeshSynthesis. Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, Providence, RI, USA; 2010; pp. 250–257.
Wilke, G.R. Analysis and Optimization of Mesh-Based Clock Distribution Architectures. Ph.D. Thesis, Federal University of Rio Grande do Sul, Porte Alegre, Brazil, 2008.
[10]
Venkataraman, G.; Feng, Z.; Hu, J.; Li, P. Combinatorial Algorithms for Fast Clock Mesh Optimization. Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, USA, 7–11 November 2010; pp. 563–567.
[11]
Ye, X.; Li, P.; Zhao, M.; Panda, R.; Hu, J. Scalable analysis of mesh-based clock distribution networks using application-specific reduced order modeling. IEEE Trans. Comput. Aided Des. Int. 2010, 29, 1342–1353.
[12]
Feng, Z.; Li, P.; Hu, J. Efficient Model Update for General Link-Insertion Networks. Proceedings of the 7th IEEE International Symposium on Quality Electronic Design, San Jose, CA, USA, 27–29 March 2006; pp. 43–50.
[13]
Ye, X.; Zhao, M.; Panda, R.; Li, P.; Hu, J. Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding. Proceedings of the 9th IEEE International Symposium on Quality Electronic Design, San Jose, CA, USA, 17–19 March 2008; pp. 627–632.
[14]
Sobczyk, A.L.; ？uczyk, A.W.; Pleskacz, W.A. Power Dissipation in Basic Global Clock Distribution Networks. Proceedings of the 10th IEEE Workshop Design and Diagnostics of Electronic Circuits and Systems, Kraków, Poland, 11–13 April 2007; pp. 1–4.
[15]
Mori, M.; Chen, H.; Yao, B.; Cheng, C.K. A Multiple Level Network Approach for Clock Skew Minimization with Process Variations. Proceedings of the IEEE Asia and South Pacific Design Automation Conference, Yokohama, Japan, 27–30 January 2004; pp. 263–268.
[16]
Restle, P.J.; Carter, C.A.; Eckhardt, J.P.; Krauter, B.L.; McCredie, B.D.; Jenkins, K.A.; Weger, A.J.; Mule, A.V. The Clock Distribution of the Power4 Microprocessor. Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 4–6 February 2002; pp. 1.144–1.145.
[17]
Xanthopoulos, T.; Bailey, D.W.; Gangwar, A.K.; Gowan, M.K.; Jain, A.K.; Prewitt, B.K. The Design and Analysis of the Clock Distribution Network for a 1.2 GHz Alpha Microprocessor. Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 5–7 February 2001; pp. 402–403.
[18]
Kurd, N.A.; Barkarullah, J.S.; Dizon, R.O.; Fletcher, T.D.; Madland, P.D. A multigigahertz clocking scheme for the pentium 4 microprocessor. IEEE J. Solid-State Circuits 2001, 36, 1647–1653.
[19]
Tam, S.; Leung, J.; Limaye, R.; Choy, S.; Vora, S.; Adachi, M. Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache. Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 6–9 February 2006; pp. 1512–1521.
[20]
Rajaram, A.; Pan, D.Z. Variation Tolerant Buffered Clock Network Synthesis with CrossLinks. Proceedings of the ACM International Symposium on Physical Design, San Jose, CA, USA, 9–12 April 2006; pp. 157–164.
[21]
Vaisband, I.; Ginosar, R.; Kolodny, A.; Friedman, E.G. Power Efficient Tree-Based Crosslinks for Skew Reduction. Proceedings of the 19th ACM Great Lakes Symposium on VLSI, Boston, MA, USA, 10–12 May 2009; pp. 285–290.
[22]
Venkataraman, G.; Jayakumar, N.; Hu, J.; Li, P.; Sunil, K.; Anand, R.; McGuinness, P.; Alpert, C. Practical Techniques to Reduce Skew and its Variations in Buffered Clock Networks. Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, USA, 6–10 November 2005; pp. 592–596.
[23]
Hu, S.; Li, Q.; Hu, J.; Li, P. Utilizing redundancy for timing critical interconnect. IEEE Trans. Very Large Scale Integr. Syst. 2007, 15, 1067–1080.
[24]
Samanta, R.; Hu, J.; Li, P. Discrete buffer and wire sizing for link-based non-tree clock networks. IEEE Trans. Very Large Scale Integr. Syst. 2010, 18, 1025–1035.
[25]
Rajaram, A.; Pan, D.Z.; Hu, J. Improved Algorithms for Link Based Non-Tree Clock Network for Skew Variability Reduction. Proceedings of the ACM International Symposium on Physical Design, San Francisco, CA, USA, 3–6 April 2005; pp. 55–62.
[26]
Rajaram, A.; Hu, J.; Mahapatra, R. Reducing Clock Skew Variability via CrossLinks. Proceedings of the 41st ACM/IEEE Design Automation Conference, San Diego, CA, USA, 7–11 June 2004; pp. 18–23.
[27]
Mehrotra, V.; Boning, D. Technology Scaling Impact of Variation on Clock Skew and. Interconnect Delay. Proceedings of the IEEE International Interconnect Technology Conference, Burlingame, CA, USA, 3–6 June 2001; pp. 122–124.
[28]
Predictive Technology Model. Available online: http://ptm.asu.edu (accessed on 14 May 2011).
[29]
Adler, V.; Friedman, E.G. Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load. Analog Integr. Circuit Signal 1997, 14, 29–39.
[30]
Keisler, H.J. Elementary Calculus. An Infinitesimal Approach, 2nd ed. ed.; Prindle, Weber & Schmidt: Boston, MA, USA, 1986.
