An Adaptive PLL Architecture to Achieve Fast Settling Time
快速建立时间的自适应锁相环

The relationships between loop performance (settling time, phase noise and spur signal) and loop parameters (bandwidth and phase margin) are briefly discussed in the paper. An adaptive Phase-Locked Loop (PLL) with a fast settling time and its key blocks including Phase-Frequency Detector (PFD) and charge pump are then proposed and analyzed. The proposed architecture is based on two tuning loops: a coarse-tuning loop and a fine-tuning loop. The coarse-tuning loop is used for fast convergence and the fine-tuning loop is used to complete fine adjustments. Adaptation of loop parameters occurs continuously, without switching of loop filter components, and without interaction from outside control signal. Spectre simulation based on SMIC 0.18μm 1.8V supply voltage CMOS technology shows that coarse-tuning PFD can effectively cut off coarse-tuning loop, and the charge pump has a <0.1% up/down current mismatching characteristic. The adaptive PLL can reduce settling time over 30% in comparison to the conventional PLL in the same loop bandwidth.