In scaled CMOS processes,
the single-event effects generate missing output pulses in Delay-Locked Loop
(DLL). Due to its effective sequence detection of the missing pulses in the
proposed Error Correction Circuit (ECC) and its portability to be applied to
any DLL type, the ECC mitigates the impact of single-event effects and
completes its operation with less design complexity without any concern about losing
the information. The ECC has been implemented in 180 nm CMOS process and
measured the accuracy of mitigation on simulations at LETs up to 100 MeV-cm2/mg.
The robustness and portability of the mitigation technique are validated
through the results obtained by implementing proposed ECC in XilinxArtix 7
Sengupta, R., Vermeire, B., Clark, L.T. and Bakkaloglu, B. (2010) A 133 MHz Radiation-Hardened Delay-Locked Loop. IEEE Transactions on Nuclear Science, 57, 3626-3633. http://dx.doi.org/10.1109/tns.2010.2086485
Maillard, P., Holman, W.T., Loveless, T.D. and Massengill, L.W. (2013) A New Error Correction Circuit for Delay Locked Loops. IEEE Transactions on Nuclear Science, 60, 4387-4393. http://dx.doi.org/10.1109/tns.2013.2288103
Stoj?ev, M. and Jovanovi?, G. (2008) Clock Aligner Based on Delay Locked Loop with Double Edge Synchronization. Microelectronics Reliability, 48, 158-166. http://dx.doi.org/10.1016/j.microrel.2007.02.025
Adell, P., Schrimpf, R. D., Barnaby, H. J., Marec, R., Chatry, C., Calvel, P., Barillot, C. and Mion, O. (2000) Analysis of Single-Event Transients in Analog Circuits. IEEE Transactions on Nuclear Science, 47, 2616-2623. http://dx.doi.org/10.1109/23.903817
Naseer, R., Boulghassoul, Y., Draper, J., DasGupta, S. and Witulski, A. (2007) Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM. Proceeding of IEEE International Symposium on Circuits and Systems (ISCAS), New Orleans, 27-30 May 2007, 1879-1882.