All Title Author
Keywords Abstract


Mapping Multi-Loop Nest Algorithms on to Reconfigurable Architecture

Keywords: reconfigurable hardware , systolic mapping , field programmable gate arrays , image processing , Algorithms

Full-Text   Cite this paper   Add to My Lib

Abstract:

Recently, FPGA (Field Programmable Gate Arrays) technologies have made significant advances in both speed and capacity. Specifically, the design methodology to map the loop dependencies in a do loop algorithm on to a linear array of processors after extraction of parallelism is a challenging task. The mapping of Full Search Block Motion Estimation (FSBM) and edge detection algorithms are taken up here as they represent multi loop nested algorithms that are intensive in computations. Also, a method of prefixing the elements in the mapping vectors has been used which reduces the search space for both the algorithms. The formulation of a dependence vectors for the FSBM is explained and the architecture for the computationally intensive FSBM and Edge detection algorithm is developed and the simulation and synthesis results are presented.

Full-Text

comments powered by Disqus