Nowadays the number of cores that are integrated into NoC (Network on Chip) systems is steadily increasing, and real application traffic, running in such multi-core environments requires more and more bandwidth. In that sense, NoC architectures should be properly designed so as to provide efficient traffic engineering, as well as QoS support. Routing algorithm choice in conjunction with other parameters, such as network size and topology, traffic features (time and spatial distribution), as well as packet injection rate, packet size, and buffering capability, are all equivalently critical for designing a robust NoC architecture, on the grounds of traffic engineering and QoS provision. In this paper, a thorough numerical investigation is achieved by taking into consideration the criticality of selecting the proper routing algorithm, in conjunction with all the other aforementioned parameters. This is done via implementation of four routing evaluation traffic scenarios varying each parameter either individually, or as a set, thus exhausting all possible combinations, and making compact decisions on proper routing algorithm selection in NoC architectures. It has been shown that the simplicity of a deterministic routing algorithm such as XY, seems to be a reasonable choice, not only for random traffic patterns but also for non-uniform distributed traffic patterns, in terms of delay and throughput for 2D mesh NoC systems.
References
[1]
Henkel, J., Wolf, W. and Chakradhar, S. (2004) On-Chip Networks: A Scalable, Communication-Centric Embedded System Design Paradigm. Proceedings of the 17th International Conference on VLSI Design, Mumbai, 9 January 2004, 845-851.
[2]
Agrawal, A. and Shankar, R. (2009) Survey of Network on Chip (NoC) Architectures & Contributions. Journal of Engineering, Computing and Architecture, 3, 21-27.
[3]
Chawade, S.D., Gaikwad, M.A. and Patrikar, R.M. (2012) Review of XY Routing Algorithm for Network-on-Chip Architecture. International Journal of Computer Applications, 43, 20-23.
[4]
Alotaibi, A.H. and Zaghloul, S.S. (2016) A Survey: Load Balancer Routing Techniques in Network-on-Chips. Proceedings of the Fifth International Conference on Informatics and Applications, Takamatsu, 2016, 127-133.
[5]
Hu, J. and Marculescu, R. (2004) DyAD: Smart Routing for Networks-On-Chip. DAC’04: Proceedings of the 41st Annual Design Automation Conference, San Diego, June 2004, 260-263. https://doi.org/10.1145/996566.996638
[6]
Givargis, T., Vahid, F. and Henkel, J. (2001) System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-A-Chip. IEEE/ACM International Conference on Computer Aided Design. San Jose, 4-8 November 2001, 25-30.
[7]
Holsmark, R.D., Kumar, S., Catania, V. and Palesi, M. (2009) Application Specific Routing Algorithms for Networks on Chip. IEEE Transactions on Parallel and Distributed Systems, 20, 316-330. https://doi.org/10.1109/TPDS.2008.106
[8]
Catania, V., Palesi, M., Patti, D. and Acsia, G. (2008) Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip. IEEE Transactions on Computers, 57, 809-820. https://doi.org/10.1109/TC.2008.38
[9]
Liu, F., Gu, H. and Yang, Y. (2010) Performance Study of Virtual-Channel Router for Network-on-Chip. 2010 International Conference on Computer Design and Applications, Qinhuangdao, 25-27 June 2010, 255-259.
[10]
Phing, N.Y., Mohd Warip, M.N., Ehkan, P., Zulkefli, F.W. and Ahmad, R.B. (2017) Performance Analysis of the Impact of Design Parameters to Network-on-Chip (NoC) Architecture. In: Saeed, F., Gazem, N., Patnaik, S., Saed Balaid, A. and Mohammed, F., Eds., Recent Trends in Information and Communication Technology. IRICT 2017. Lecture Notes on Data Engineering and Communications Technologies, Springer, New York, 237-246. https://doi.org/10.1007/978-3-319-59427-9_26
[11]
Niazmand, B., Reshadi, M. and Reza, A. (2012) PathAware: A Contention-Aware Selection Function for Application-Specific Network-on-Chips. NORCHIP 2012, Copenhagen, 12-13 November 2012, 1-6.
https://doi.org/10.1109/NORCHP.2012.6403149
[12]
Hashemi, S.M. (2015) Performance Evaluation of Network-on-Chip Routing Deterministic and Adaptive Algorithms. International Journal of Computer Science & Network Solutions, 3, 21-25.
[13]
Suseela, J. and Muthukumar, V. (2011) Parametrizable NoC Emulation Framework for Performance Evaluations. 2011 International Conference on Embedded Systems and Applications (ESA’11), Las Vegas, 18-21 July, 2011, 18-21.
http://worldcomp-proceedings.com/proc/proc2011/esa/contents.pdf
[14]
Dimitrievski, I. and Mollov, V. (2018) Comparison between Routing Algorithms Applied in NoC Architectures for Smart Ethernet Switches Routing Schemes. 8th International Scientific Conference Computer Science’2018, Kavala, 2018, 34-42.
[15]
Ahmed, M., Gaur, M.S. and Laxmi, V. (2010) Adaptive Routing over the 2D Hexagonal NOC. The International Conference on Embedded Systems (ICES 2010), Coimbatore, July 2010, 1-5.
[16]
Khosravi, A., Khorsandi, S. and Akbari, M.K. (2011) Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors. International Symposium on Computer Networks and Distributed Systems (CNDS), Tehran, 23-24 February 2011, 106-110. https://doi.org/10.1109/CNDS.2011.5764553
[17]
Saadaoui, A. and Nasri, S. (2012) NOC: QOS Metrics Modelling and Analysis Based on Dynamic Routing. International Journal of Distributed and Parallel Systems, 3, 43-52. https://doi.org/10.5121/ijdps.2012.3204
[18]
Morvarid, M., Fathy, M., Berangi, R. and Khademzadeh, A. (2009) IIIModes: New Efficient Dynamic Routing Algorithm for Network on Chips. 2009 Fourth International Multi-Conference on Computing in the Global Information Technology, Cannes, 2009, 57-62. https://doi.org/10.1109/ICCGI.2009.16
[19]
Hong, Y., Zeng, L., Jiang, X. and Watanabe, T. (2015) A Novel Routing Algorithm based on Path Diversity and Congestion Estimation. Forum on Information Technology FIT 2015.
https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=A+Novel+Routing+Algorithm+ based+on+Path+Diversity+and+Congestion+Estimation&btnG=
[20]
Golvardzadeh, B. and Barjoei, P.D. (2012) A Novel Semi-Adaptive Routing Algorithm for Delay Reduction in Networks on Chip. Research Journal of Applied Sciences, Engineering and Technology, 4, 3641-3645.
[21]
Pratomo, I. and Pillement, S. (2012) Gradient—An Adaptive Fault-Tolerant Routing Algorithm for 2D Mesh Network-on-Chips. Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, Karlsruhe, 23-25 October 2012, 1-8.
[22]
https://github.com/davidepatti/noxim
[23]
Glass, C.J. and Ni, L.M. (1992) The Turn Model for Adaptive Routing. ACM SIGARCH Computer Architecture News, 20, 278-287.
https://doi.org/10.1145/146628.140384
