Lofstrom K,Daasch W R,Taylor D.IC Identification circuit using device mismatch[A].IEEE International Solid-State Circuits Conference (ISSCC)[C].San Francisco,CA,USA:IEEE Xplore,2000.372-373.
[2]
Wang P J,Zhang Y J,Han J,et al.Architecture and physical implementation of reconfigurable multi-port physical unclonable functions in 65nm CMOS[J].IEICE Transactions on Fundamentals of Electronics,Communications and Computer Sciences,2013,E96-A(5):963-970.
[3]
Zhang Y J,Wang P J,Li Y,et al.Model and physical implementation of multi-port PUF in 65nm CMOS[J].International Journal of Electronics,2012,100(11):112-125.
[4]
汪鹏君,等.防御零值功耗攻击的AES SubByte模块设计及其VLSI实现[J].电子学报,2012,40(11):2183-2187. Wang Peng-jun,et al.Design of AES subByte module of anti-zero value power attack and its VLSI implementation[J].Acta Electronica Sinica,2012,40(11):2183-2187.(in Chinese)
[5]
Lang L,Srivathsa S,Krishnappa D K,et al.Design and validation of arbiter-based PUFs for sub-45-nm low-power security applications[J].IEEE Transactions on Information Forensics and Security,2012,7(4):1394-1403.
[6]
Lim D,Lee J W,Gassend B,et al.Extracting secret keys from integrated circuits[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2005,13(10):1200-1205.
[7]
Maiti A,Schaumont P.The impact of aging on a physical unclonable functions[J/OL].http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6612683,2013-09-26.
[8]
Yu M,Devadas S.Secure and robust error correction for physical unclonable functions[J].IEEE Design & Test of Computers,2010,27(1):48-65.
[9]
Bhargava M,Cakir C,Mai K.Reliability enhancement of bi-stable PUFs in 65nm bulk CMOS[A].IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)[C].San Francisco,CA,USA:IEEE Xplore,2012.25-30.
[10]
Bendali A,Audet Y.A 1-V CMOS current reference with temperature and process compensation[J].IEEE Transactions on Circuits and Systems-I:Regular Papers,2007,54(7):1424-1429.
[11]
Majzoobi M,Koushanfar F.Time-bounded authentication of FPGAs[J].IEEE Transactions on Information Forensics and Security,2011,6(3):1123-1135.
[12]
Ying S,Holleman J,Otis B P.A digital 1.6 pJ/bit chip identification circuit using process variations[J].IEEE Journal of Solid-State Circuits,2008,43(1):69-77.
