基于SI分析的高速数字接口拓扑结构设计
The Topology Structure Design of High Speed Digital Interface Based on Signal Integrity Analysis

DOI: 10.12677/HJWC.2014.46016, PP. 99-106

Keywords: 高速互连，拓扑结构，仿真，信号完整性
High Speed Interconnect, Topology Structure, Simulation, Signal Integrity

Full-Text   Cite this paper   Add to My Lib

Abstract:

为了进一步提高高速数字接口的信号完整性，文章首先介绍了几种常见的高速互连拓扑结构，并对其优劣进行简要的分析，之后利用Cadence SigXplorer PCB SI和Allegro对TMS320C0455和DDR2 (MT47H64M16)之间的高速接口电路拓扑结构进行信号完整性设计，阐述了高速电路设计过程中利用仿真工具对PCB进行前仿真的设计流程，以便于开发人员对此类高速接口的设计。
In order to further improve the signal integrity in high speed digital interface, this paper firstly introduces several common high speed interconnect topologies and analyzes their advantages and disadvantages briefly. Then this paper also analyzes the signal integrity of high speed interconnect topology between TMS320C0455 and DDR2 (MT47H64M16) using SigXplorer PCB SI and Allegro and explains the design process of pre-simulation by tools of simulation in high speed circuit design. It will be helpful for designers to such high speed interface.

References

[1]	Bogatin, E. (2005) Signal integrity: Simplified. Publishing House of Electronics Industry, Beijin, 2-3.
[2]	于争 (2013) 信号完整性揭秘于博士SI设计手记.机械工业出版社, 北京, 129-130.
[3]	张超 (2013) 基于DDR3系统互联的信号完整性设计. 计算机工程与设计, 616-622.
[4]	徐文波 (2012) IBIS模型的信号完整性研究与仿真应用. 机电工程, 123-125.
[5]	李英丹 (2012) 基于IBIS模型的高速Loadboard设计信号完整性仿真研究. 现代电信科技, 42-48.

Full-Text