%0 Journal Article
%T Design of a 14-Bit 1 MS/s Successive Approximation Analog-to-Digital Converter
%A Qinghong Li
%A Xianguo Cao
%A Liangbin Wang
%A Mingjun Song
%J Journal of Power and Energy Engineering
%P 59-71
%@ 2327-5901
%D 2024
%I Scientific Research Publishing
%R 10.4236/jpee.2024.1211004
%X A 14-bit successive approximation analog-to-digital converter (SAR ADC) with capacitive calibration has been designed based on the SMIC. 18 μm CMOS process. The overall architecture is in fully differential form to eliminate the effect caused by common mode noise. Meanwhile, the digital-to-analog converter (DAC) is a two-stage structure, which can greatly reduce the area of the capacitor array compared with the traditional DAC structure. The capacitance calibration module is mainly divided into the mismatch voltage acquisition phase and the calibration code backfill phase, which effectively reduces the impact of the DAC mismatch on the accuracy of the SAR ADC. The design of this paper is based on cadence platform simulation verification, simulation results show that when the sampling rate is 1 MS/s, the power supply voltage is 5 V and the reference voltage is 4.096 V, the effective number of bits (ENOB) of the ADC is 13.49 bit, and the signal-to-noise ratio (SNR) is 83.3 dB.
%K Analog-to-Digital Converter
%K Capacitor Mismatch
%K Calibration
%K Successive Approximation
%U http://www.scirp.org/journal/PaperInformation.aspx?PaperID=137645