%0 Journal Article
%T 卫星高速数传系统多码率融合LDPC编码器设计<br>Multi-rate LDPC encoder for high-speed satellite data transmissions
%A 葛广君
%A 殷柳国
%J 清华大学学报（自然科学版）
%D 2016
%R 10.16511/j.cnki.qhdxxb.2016.22.028
%X 针对卫星高速数传系统的高增益、多码率、高可靠性通信编码应用需求, 提出了一种低密度奇偶校验(LDPC)码组的低实现复杂度、高速的编码器设计实现方案, 通过高效复用不同码率和不同扩展因子的编码硬件资源, 并采用低存储和局部三模冗余设计, 有效降低了多码率高速LDPC编码器的整体硬件规模并显著提升了编码速率和可靠性。现场可编程门阵列(FPGA)实现结果表明: 该方法设计的融合28种码字的航天加固编码器可基于单片Xilinx XC2V3000 FPGA芯片实现, 最高编码速率可达3.2 Gb/s; 其触发器、查找表和存储器资源与已有方案相比, 分别降低了24.5%、34.4%和11.1%。该编码器设计方案在当前及未来的卫星数传系统中具有较高应用价值。<br>Abstract：Satellite data transmission systems need high coding gains, multiple rates and high reliability channel coding. A low complexity, high speed encoder is designed for low-density parity-check (LDPC) codes, which reduces the hardware size and improves the encoding speed and reliability. The system reuses hardware resources for codes of various rates and lengths and uses a low-storage architecture and a partially triple-modular-redundant design scheme. Field programmable gate array (FPGA) synthesized results show that the encoder integrates 28 codes with aerospace reinforcement and a maximum encoding speed of 3.2 Gb/s in a Xilinx XC2V3000 FPGA chip. The flip-flop, look-up table (LUT) and RAM costs of the encoder are 24.5%, 34.4% and 11.1% less than that for the traditional scheme. This encoder design scheme will improve satellite data transmission systems.
%K 低密度奇偶校验码
%K 高速编码器设计
%K 多码率融合
%K 低复杂度
%K 卫星数传
%K &lt
%K br&gt
%K low-density parity-check (LDPC) codes
%K high-speed encoder design
%K multi-rate integrated
%K low-complexity
%K satellite data transmission
%U http://jst.tsinghuajournals.com/CN/Y2016/V56/I6/656