%0 Journal Article
%T Design of DC-DC Converter for Flash Memory IPs
%A Li-yan Jin
%A Woo-Young Jung
%A Ji-Hye Jang
%A Min-Sung Kim
%A Myeong-Seok Kim
%A Heon Park
%A Pan-Bong Ha
%A Young-Hee Kim
%J Engineering
%P 142-145
%@ 1947-394X
%D 2013
%I Scientific Research Publishing
%R 10.4236/eng.2013.51B026
%X <span>A DC-DC converter for flash memory IPs performing erasing by the FN (Fowler-Nordheim) tunneling and programming by the CHEI (channel hot electron injection) is designed in this paper. For the DC-DC converter for flash memory IPs using a dual voltage of VDD (=1.5V¡À0.15V)/VRD (=3.1V¡À0.1V), a scheme of using VRD (Read Voltage) instead of VDD is proposed to reduce the pumping stages and pumping capacitances of its charge pump circuit. VRD (=3.1V¡À0.1V) is a regulated voltage by a voltage regulator with an external voltage of 5V, which is used as the WL activation voltage in the read mode and an input voltage of the charge pump. The designed DC-DC converter outputs positive voltages of VP6V (=6V), VP8V (=8V) and VP9V(=9V); and a negative voltage of<span>&nbsp; </span>VM8V (=-8V) in the write mode.</span>
%K Flash memory
%K CHCI
%K DC-DC converter
%K charge pump
%K low-voltage
%U http://www.scirp.org/journal/PaperInformation.aspx?PaperID=26649