%0 Journal Article
%T AREA-EFFICIENT DESIGN OF SCHEDULER FOR ROUTING NODE OF NETWORK-ON-CHIP
%A Rehan Maroofi
%A V. N. Nitnaware
%A S. S. Limaye
%J International Journal of VLSI Design & Communication Systems
%D 2011
%I Academy & Industry Research Collaboration Center (AIRCC)
%X Traditional System-on-Chip (SoC) design employed shared buses for data transfer among varioussubsystems. As SoCs become more complex involving a larger number of subsystems, traditional busbasedarchitecture is giving way to a new paradigm for on-chip communication. This paradigm is calledNetwork-on-Chip (NoC). A communication network of point-to-point links and routing switches is used tofacilitate communication between subsystems. The routing switch proposed in this paper consists of fourcomponents, namely the input ports, output ports, switching fabric, and scheduler. The scheduler design isdescribed in this paper. The function of the scheduler is to arbitrate between requests by data packets foruse of the switching fabric. The scheduler uses an improved round robin based arbitration algorithm. Dueto the symmetric structure of the scheduler, an area-efficient design is proposed by folding the scheduleronto itself, thereby reducing its area roughly by 50%.
%K Network-on-Chip
%K System-on-Chip
%K On-chip routing switch
%K Scheduler
%K iSLIP
%K Synthesis
%U http://airccse.org/journal/vlsi/papers/2311vlsics09.pdf