%0 Journal Article
%T A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error Correction Logic
%A P.Prasad Rao
%A Lal Kishore
%J International Journal of VLSI Design & Communication Systems
%D 2011
%I Academy & Industry Research Collaboration Center (AIRCC)
%X Use of pipelined ADCs is becoming increasingly popular both as stand alone parts and as embeddedfunctional units in SOC design. They have acceptable resolution and high speed of operation and can beplaced in relatively small area. The design is implemented in 0.18uM CMOS process. The design includes afolded cascode op-amp with a unity gain frequency of 200MHz at 88 deg. Phase margin and a dc gain of75dB. The circuit employs a built in sample and hold circuit and a three phase non-overlapping clock.
%K ADC
%K 1.5 bit stage
%K CMFB
%K Pipeline
%K Redundancy bit removal algorithm
%U http://airccse.org/journal/vlsi/papers/2311vlsics03.pdf