%0 Journal Article
%T Analyzing Performance of VHDL-AMS for Switch Level Modeling and Simulation
%A Pooja. A.B
%A Nupur D.K
%A Nisha. S. S.
%A Prashant V. K.
%J International Journal of Scientific Engineering and Technology
%D 2013
%I 
%X al modeling [1],[2]. Although traditionally AMS language is commonly used for behavioral modeling, in this paper special emphasis is given to modeling of mosfet based devices at switch level. We have analyzed VHDL-AMS for switch level modeling on basis of accuracy and response time. It is demonstrated by comparing parameters of CMOS inverter, universal gates and full adder. For all circuits implemented at switch level mosfet used is level-3 MOS Empirical model validated in SystemVision 5.9 from Mentor Graphics
%K VHDL-AMS
%K modeling
%K MOSFET
%K simulation
%U http://ijset.com/ijset/publication/v2s5/paper23.pdf