%0 Journal Article
%T Proposed Low-Power FPGA Architecture Using an Autonomous Fine-Grain Power Gating
%A Kiruthiga M.
%A Dr. Prakasam P
%A Prof. L.M.I Leo Joseph
%J International Journal of Recent Technology and Engineering
%D 2012
%I IJRTE
%X FIELD-PROGRAMMABLE gate arrays (FPGAs) are widely used to implement special-purpose processors. FPGAs are economically cheaper for low quantity production because its function can be directly reprogrammed by end users. FPGAs consume high dynamic and standby power compared to custom silicon devices. This paper presents a low power field-programmable gate array (FPGA) based on lookup table (LUT) level fine-grain power gating with small overheads. The activity of each LUT can be easily detected using the proposed power gating technique by exploiting features of asynchronous architectures. In this paper, the novel Logic Block utilizing the LUT with autonomous power gating has been proposed and the developed model has been simulated and synthesized in a selected target device. Also the power analysis has been carried out and it has been found that using the proposed fine-grain power gating method, the FPGA consumes only 34 uW.
%K FPGA
%K Power Gating
%K Logic Block
%K Lookup Table
%U http://www.ijrte.org/attachments/File/v1i2/B0203051212.pdf