%0 Journal Article
%T FPGA Implementation of Low Power Digital QPSK Modulator Using Verilog HDL
%A Asraf Mohamed Moubark
%A Mohd Alauddin Mohd Ali
%A Hilmi Sanusi
%A Sawal Md. Ali
%J Journal of Applied Sciences
%D 2013
%I Asian Network for Scientific Information
%X Quadratute Phase Shift Keying (QPSK) is a modulation scheme commonly used in wireless communication system due to its ability to transmit twice the data rate for a given bandwidth. Even though the QPSK modulator consumes less power in a present devices but for a system such as satellite and mobile devices where their operations are power limited, this is an issue that needs attention. The objective of this study is to develop an implementable QPSK modulator that uses less power for operation. The proposed technique uses data stored inside a memory block to produce a symbol according to the input data. On the contrary, the conventional QPSK demodulation process requires a Direct Digital Synthesizer (DDS) to produce sinusoidal waveform and mixers to produce a symbol according to the input data. The proposed modulator successfully modeled with verilog Hardware Description Language (HDL), simulated with Xilinx Integrated Software Environment (ISE) version 12.4 software and implemented on Spartan 3E board. At the same time a QPSK demodulator has been developed using MATLAB tool in order to verify the functionality of the modulator. The measured performances of the modulator show the proposed architecture consumes significantly less 32 mw in total from the conventional architecture. The novelty of this work is that the researchers have focused on new methodology on reducing the modulator operational power. As a conclusion, the proposed architecture is not only able to operate as conventional QPSK modulator but at the same time significantly consumed less operation power.
%K modulator
%K Quadratute phase shift keying
%K demodulator
%K Verilog hardware description language
%U http://docsdrive.com/pdfs/ansinet/jas/2013/385-392.pdf