%0 Journal Article
%T A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
%A M. Saber
%A Y. Jitsumatsu
%A M. T. A. Khan
%J Signal Processing : An International Journal
%D 2012
%I Computer Science Journals
%X This paper presents a method which can estimate frequency, phase and power of received signalcorrupted with additive white Gaussian noise (AWGN) in large frequency offset environment.Proposed method consists of two loops, each loop is similar to a phase¨Clocked loop (PLL)structure. The proposed structure solves the problems of conventional PLL such as limitedestimation range, long settling time, overshoot, high frequency ripples and instability. Traditionalinability of PLL to synchronize signals with large frequency offset is also removed in this method.Furthermore, proposed architecture along with providing stability, ensures fast tracking of anychanges in input frequency. Proposed method is also implemented using field programmablegate array (FPGA), it consumes 201 mW and works at 197 MHz.
%K Digital Phase-Locked Loop (DPLL)
%K Field Programmable Gate Array (FPGA).
%U http://cscjournals.org/csc/manuscript/Journals/SPIJ/volume6/Issue2/SPIJ-182.pdf