%0 Journal Article
%T A New Reduced Clock Power Flip-flop for Future SOC Applications
%A T.Kavitha
%A Dr.V.Sumalatha
%J International Journal of Computer Trends and Technology
%D 2012
%I Seventh Sense Research Group
%X In this paper a novel technique is proposed based on the comparison between Conventional Conditional Data Mapping Flip-flop and Clock Pair Shared D flip flop(CPSFF) here we are checking the working of CDMFF and the conventional D Flip-flop. Due to the immense growth in nanometer technology the SOC is became the future concept of the modern electronics the number of clock transistors are also considerably increased. In this paper we propose a new system which will considerably reduce the number of transistor which will lead to the reduction in clocking power which will improve the overall power consumption.Our proposed which is designed using Pass Transistor Logic (LCPTFF) Low Power Clocked Pass Transistor Flip-Flop system is showing much better output than all other designs as mentioned in the tabulation.The simulations are done using Microwind& DSCH analysis software tools and the result between all those types are listed below.
%K Flip-flop
%K Low Power Clocking System
%K Sequential Elements
%K DSCH
%K Microwind.
%U http://www.ijcttjournal.org/volume-3/issue-4/IJCTT-V3I4P118.pdf