%0 Journal Article
%T A Non Linear Loop Filter Approach for Fast Locking Digital PLLVHDL AMS Simulation
%A Mr. Pramod Patel
%A Mr. Sandip Nemade
%A Ankita Rathi
%J International Journal of Engineering Innovations and Research
%D 2012
%I IJEIR
%X The phase locked loop (PLL) is primary requirement for the synchronous communication system, because the clock synchronization is must for proper data receptions. In such systems the synchronization is performed by PLL. This paper presents a new design for the fast locking digital PLL which reduced the locking time greatly. The paper also presents the simulated results of the proposed DPLL in mixed signal environment by using VHDL-AMS. The VHDL-AMS is used here because of simplicity
%K digital phase locked loop
%K VHDL AMS
%K Phase Frequency Detector
%U http://journals.indexcopernicus.com/fulltxt.php?ICID=1050229