%0 Journal Article
%T Design of Low Power and High Performance Explicit-Pulsed Flip-Flops<br>新型高速低功耗显式脉冲触发器电路设计
%A Zhang Xiaoyang
%A Jia Song
%A Wang Yuan
%A Zhang Ganggang
%A <br>张小阳
%A 贾嵩
%A 王源
%A 张钢刚
%J 半导体学报
%D 2008
%I 
%X The speed and delay of flip-flops are critical to the performance of digital circuit systems.Two novel structures for dual-edge triggered explicit-pulsed flip-flops are proposed in this paper.The charging and discharging times are greatly reduced due to the lower capacitance of the interval nodes in the new structures,and the short circuit power consumption is diminished by overcoming the race problem as well.The flip-flops are also superior to the structures reported in the literature in terms of both power dissipation and working speed.
%K digital circuits
%K flip-flops
%K high speed
%K low power
%K pulse<br>数字电路
%K 触发器
%K 高速
%K 低功耗
%K 脉冲
%U http://www.alljournals.cn/get_abstract_url.aspx?pcid=5B3AB970F71A803DEACDC0559115BFCF0A068CD97DD29835&cid=1319827C0C74AAE8D654BEA21B7F54D3&jid=025C8057C4D37C4BA0041DC7DE7C758F&aid=9D037405E34BFB956B0C9DEBBFEC5CD4&yid=67289AFF6305E306&vid=771469D9D58C34FF&iid=F3090AE9B60B7ED1&sid=13AD3798DE81DFD6&eid=1A12D34D3633DCF5&journal_id=1674-4926&journal_name=半导体学报&referenced_num=0&reference_num=6