%0 Journal Article
%T Analysis and Design of a Phase Interpolator for Clock and Data Recovery<br>时钟数据恢复电路中相位插值器的分析和设计
%A Sun Yehui
%A Jiang Lixin
%A <br>孙烨辉
%A 江立新
%J 半导体学报
%D 2008
%I 
%X In this paper,a detailed analysis of a phase interpolator for clock recovery is presented.A mathematical model is setup for the phase interpolator and we perform a precise analysis using this model.The result shows that the output amplitude and linearity of phase interpolator is primarily related to the difference between the two input phases.A new encoding pattern is given to solve this problem.Analysis in the circuit domain was also undertaken.The simulation results show that the relation between RC time-constant and time difference of input clocks affects the linearity of the phase interpolator.To alleviate this undesired effect,two adjustable-RC buffers are added at the input of the PI.Finally,a 90nm CMOS phase interpolator,which can work in the frequency from 1GHz to 5GHz,is proposed.The power dissipation of the phase interpolator is 1mW with a 1.2V power supply.Experiment results show that the phase interpolator has a monotone output phase and good linearity.
%K phase interpolator
%K clock and data recovery
%K CMOS<br>相位插值器
%K 时钟数据恢复
%K CMOS
%K phase
%K interpolator
%K clock
%K and
%K data
%K recovery
%K CMOS
%U http://www.alljournals.cn/get_abstract_url.aspx?pcid=5B3AB970F71A803DEACDC0559115BFCF0A068CD97DD29835&cid=1319827C0C74AAE8D654BEA21B7F54D3&jid=025C8057C4D37C4BA0041DC7DE7C758F&aid=048D1B4F230A85DD56FF59A8BE005224&yid=67289AFF6305E306&vid=771469D9D58C34FF&iid=94C357A881DFC066&sid=8587C7CAA7A3D0DB&eid=073C3CF5F13F64FE&journal_id=1674-4926&journal_name=半导体学报&referenced_num=0&reference_num=8