%0 Journal Article
%T Characterization of on-chip balun with patterned floating shield in 65 nm CMOS<br>65-nm CMOS上带图案悬浮屏蔽的片上巴伦的特性
%A Wei Jiaju
%A Wang Zhigong
%A <br>韦家驹
%A 王志功
%J 半导体学报
%D 2011
%I 
%X A simple method of balun synthesis is proposed to estimate the balun structure in the operating frequency band. Then, a careful optimization is implemented to evaluate the estimated structure by a series of EM simulations. In order to investigate the impact of the patterned floating shield (PFS), the optimized baluns with and without PFS are fabricated in a 65 nm 1P6M CMOS process. The measurement results demonstrate that the PFS obviously improves the insertion loss (IL) in the frequency range and a linear improving trend appears smoothly. It is also found that the PFS gradually improves the phase balance as the frequency increases, while it has a very slight influence on the magnitude balance. To characterize the device's intrinsic power transfer ability, we propose a method to obtain the baluns' maximum available gain directly from the measured 3-port S-parameters and find that IL-comparison may not be very objective when evaluating the shielding effect. We also use the resistive coupling efficiency to characterize the shielding effect, and an imbalanced shielding efficiency is found though the PFS is perfectly symmetric in the measurement. It can be demonstrated that this phenomenon comes from the intrinsic imbalance of our balun layout.
%K Balun
%K on-chip
%K patterned floating shield
%K passive devices
%K RFIC
%K silicon<br>巴伦
%K 片上
%K 图案悬浮屏蔽
%K 无源器件
%K 射频集成电路
%K 硅
%K CMOS
%U http://www.alljournals.cn/get_abstract_url.aspx?pcid=5B3AB970F71A803DEACDC0559115BFCF0A068CD97DD29835&cid=1319827C0C74AAE8D654BEA21B7F54D3&jid=025C8057C4D37C4BA0041DC7DE7C758F&aid=A0C0AC355ED3D774320C24F5A3C2C3CF&yid=9377ED8094509821&vid=9971A5E270697F23&iid=F3090AE9B60B7ED1&sid=4E63EEE7B5AF44A9&eid=DF92D298D3FF1E6E&journal_id=1674-4926&journal_name=半导体学报&referenced_num=0&reference_num=16