%0 Journal Article
%T Implementation of AES as a Custom Hardware using NIOS II Processor
%A Meghana Hasamnis
%A Priyanka Jambhulkar
%A S.S. Limaye
%J Advanced Computing : an International Journal
%D 2012
%I Academy & Industry Research Collaboration Center (AIRCC)
%X In this paper Advanced Encryption Standard (AES) algorithm has been designed and implemented as custom hardware. The algorithm is controlled through C-code written in NIOS II IDE. AES as a custom hardware is interfaced with the system designed around NIOS II Processor using SOPC builder tool. AES is written in hardware in VHDL language and the interface is through GPIO (General Purpose Input / Output Port). AES implemented using data size of 128 bits, while the length of the key used is of 128 bits. The key size of AES used is of 128 bits, as it is secure from the different attacks in existence. The FPGA used is CYCLONE II from Altera. AES as a custom hardware increases the speed of encryption and serves as an accelerator and hence improves the performance of the system.
%K Advanced Encryption Standard (AES)
%K NIOS II Processor
%K SOPC Builder
%K NIOS II IDE.
%U http://airccse.org/journal/acij/papers/0712acij10.pdf