oalib

Publish in OALib Journal

ISSN: 2333-9721

APC: Only $99

Submit

Any time

2019 ( 31 )

2018 ( 25 )

2017 ( 19 )

2016 ( 45 )

Custom range...

Search Results: 1 - 10 of 8241 matches for " Chetan Sharma "
All listed articles are free for downloading (OA Articles)
Page 1 /8241
Display every page Item
Power Reduction in VLSI chips by Optimizing Switching Activity at Test Process, Architecture & Gate Level
Chetan Sharma
International Journal of Engineering Science and Technology , 2011,
Abstract: Due to increasing the demand of low power VLSI test process, it is necessary to consider all small factors which affect on total power dissipation. This paper gives the reduction of power by advancement in test pattern generation methods and gives the complete flow of data using switching suppression blocks at architecture and gate level.
Modified ATPG method by feeling don’t care bit for optimization of switching activities
Chetan Sharma
International Journal of Computer Technology and Applications , 2011,
Abstract: Test power is major issue of current scenario of VLSI testing. There are different test pattern generation techniques for testing of combinational circuits. This paper gives a new advancement in automatic test pattern generation method by feeling don’t care bit of the test vector to optimize the switching activities. Finally this concept produces low power testing.
Low Power at Different levels of VLSI Design an clock Distribution Schemes
Chetan Sharma
International Journal of Computer Technology and Applications , 2011,
Abstract: Low power chip requirement in the VLSI industry is main considerable field due to the reduction of chip dimension day by day and environmental factors. In this paper various low power techniques at Gate level, Architecture level and different tradeoffs between different clock distribution schemes like as single driver clock scheme and distributed buffers clock scheme are reviewed. Here it is also tried to showing various effects of particular clock distribution scheme such as clock skew, clock jitter etc. Keywords: Algorithm level techniques, Circuit Level Aspects, Local restructing, Clock jitter, Clock skew.
General Purpose AHB-DMA Controller
Chetan Sharma
International Journal of Computer Technology and Applications , 2011,
Abstract: This paper reviewed the design of a general purpose AHB-DMA controller whichhas two channels to perform read/write operations between the memory and customizable interface (SPI, I2C, USB or SDIOetc.). Each DMA channel enables movement of data from a source AHB address to the IP or IP to the destination AHB address, for a given programmed count. When the programmed bytes (data) are transferred to/from the system memory, an “End of transfer interrupt” is generated by the DMA for each channel.
Low Power testing by don’t care bit filling technique
Chetan Sharma
International Journal of Computer Trends and Technology , 2011,
Abstract: Test power is major issue of recent scenario of VLSI testing. There are many test pattern generation techniques for testing of combinational circuits with different tradeoffs. The don’t care bit filling method can be used for effective test data compression as well as reduction in scan power. This paper gives a new advancement in automatic test pattern generation method by feeling don’t care bit of the test vector to optimize the switching activities. Finally this concept produces low power testing
COMPARISON BETWEEN LOW POWER CLOCK DISTRIBUTION SCHEMES IN VLSI DESIGN
Chetan Sharma
Journal of Global Research in Computer Science , 2011,
Abstract: In the VLSI design low power is very important aspect at different level of designing. In this paper it is tried to review different factors affecting the power dissipation due to various clock distribution schemes like as single driver clock scheme and distributed buffers clock scheme. There are different tradeoffs in both of techniques such as size of buffers, number of buffers etc. Here it is also tried to showing various effects of particular clock distribution scheme such as clock skew, clock jitter.
Designing of four port controlled switch using Verilog
Chetan Sharma
Journal of Global Research in Computer Science , 2011,
Abstract: This paper gives a new type of switch design using verilog. Switch is an important part of our VLSI chips. To making any RTL (Register Transfer Level) switch is required for transmitting the data through different ports. In this switch, control over transfer of data is also provided by using different set of registers as described in this paper. Another importance of this switch is the expandable properties by using reserve space for future use.
Comparison of Compaction Techniques in VLSI Physical Design
Chetan Sharma,Shobhit Jaiswal
International Journal of Computer Technology and Applications , 2011,
Abstract: The rapid growth in integration technology has been made possible by the automation of various steps involved in the design and fabrication of VLSI chips. The main factors which decide the quality of any chip are power consumption, area and performance of the chip. The demand of light weighted & compact chip is increase day by day. This paper reviewed the different techniques of compaction of any chip and comparison among them because different techniques have different tradeoffs. The appropriate technique is used depending upon requirements.
Structural insights into chondroitin sulphate A binding Duffy-binding-like domains from Plasmodium falciparum: implications for intervention strategies against placental malaria
Jasmita Gill, Chetan E Chitnis, Amit Sharma
Malaria Journal , 2009, DOI: 10.1186/1475-2875-8-67
Abstract: Extensive sequence and structure comparisons of the various CSA-binding and non-binding DBL domains from the var2CSA gene from A4 and 3D7 strains of P. falciparum were performed. Three-dimensional structural models of various DBL domains were built and analysed with a view to assessing conservation of CSA interaction sites across various DBL domains.Each of the six DBL domains from var2CSA are likely to retain the disulfide linkages evident from previously published DBL domain crystal structures. The number of disulfide linkages between the various DBL domains analysed varies from three to seven, of which two are conserved across all DBL domains. The conserved disulfide linkages are distributed within the respective three sub-domains and only one linkage is shared by sub-domains I and II. Major differences between CSA-binding DBL domains are in the loop regions, which tie the alpha helices together, and in variable length terminal extensions. Intriguingly, a crucial loop from A4 DBL 3X which provides the important Gly and Lys residues that chelate the bound sulphate is missing or significantly altered in all other DBL domains that interact with CSA. Further analysis of the proposed sulphate and predicted CSA-binding site indicates either none or very low level of conservation among the critical interacting residues.Structural comparisons of the three-dimensional structures of CSA-binding DBL domains indicates that the proposed CSA interaction site on A4 DBL 3X is unlikely to be conserved across the other CSA-binding DBL domains from var2CSA. Therefore, the 4 CSA-binding DBL domains encoded by var2CSA are unlikely to have common architectures to their CSA recognition sites. These structural insights have clear implications in using CSA-binding DBL domains for vaccines against placental malaria as it is proposed that the various CSA-binding DBL domains on var2CSA will recognize their CSA ligands differently.It has long been observed that there is an increase in the se
Atividade antimicrobiana da Terminalia arjuna Wight & Arn.: uma planta etnomedicinal contra patógenos causadores de infec??es no ouvido
Aneja, Kamal Rai;Sharma, Chetan;Joshi, Radhika;
Brazilian Journal of Otorhinolaryngology , 2012, DOI: 10.1590/S1808-86942012000100011
Abstract: ear infection is one of the common diseases occurring throughout the world. different etiological agents are responsible for ear infections. aim: to assess the antimicrobial potential of terminalia arjuna leaves and bark extracts against staphylococcus aureus, acinetobacter sp., proteus mirabilis, escherchia coli, pseudomonas aeruginosa and candida albicans, pathogens causing ear infections and their comparison with locally available ear drops. materials and methods: methanol, ethanol, acetone, aqueous (hot and cold) extracts from the leaves and bark of t. arjuna were tested for their antimicrobial activity. results: of the three organic solvents evaluated, acetonic leaf extract was found to be best against s. aureus. organic bark extract showed almost equal inhibition of all tested gram negative bacteria except p. aeruginosa. however, aqueous extract of t. arjuna bark exhibited good activity against s. aureus. all the extracts were unable to exhibit any antifungal activity. conclusion: organic extract obtained from the t. arjuna bark and leaves may be used to treat the bacterial ear pathogens especially s. aureus, which has shown greater inhibition zones than the herbal drops, however, we still need more detailed studies as in vivo testing and pharmacokinetics properties for their therapeutic utility in treating ear infections.
Page 1 /8241
Display every page Item


Home
Copyright © 2008-2017 Open Access Library. All rights reserved.