All Title Author
Keywords Abstract


一种通用的可逆比较器级联方法

, PP. 583-590

Keywords: 量子信息,可逆逻辑,可逆比较器,可逆级联电路,量子代价

Full-Text   Cite this paper   Add to My Lib

Abstract:

可逆数值比较器是可逆计算机中诸多运算器中的重要组成部分。为了提升可逆比较器的通用性,进一步优化可逆比较器电路。分析了比较器的输入与输出的逻辑关系,提出并设计了一位可逆比较器(OBC)和一位可逆完全比较器(OBCC)。在此基础上将这两种器件进行级联,可以快速生成通用可逆比较器的级联电路.与相关文献对比,该级联方法有效的减少了常量输入和垃圾输出的同时,具有较低的量子代价,易于完成多位二进制数值在可逆电路中的比较。

References

[1]  Landauer R. Irreversibility and heat generation in the computing process [J]. IBM Journal of Research and Develop, 1961, 5(3):183–191.
[2]  Kenichi Morita. Reversible computing and cellular automata—A survey [J]. Theoretical Computer Science, 2008, 395(1): 101-131.
[3]  Toffoli T. Reversible computing [J]. Lecture Notes in Computer Science, 1980(85):632-644.
[4]  Bennett C H. Logical reversibility of computation [J]. IBM Journal of Research and Development, 1973, 17(6): 525–532.
[5]  Thapliyal H, Kotiyal S and Srinivas M B . Novel BCD adders and their reversible logic implementation for IEEE 754r format[C]. Proceedings of the 19th International Conference on VLSI Design, 2006:3-7.
[6]  Haghparast M and Navi K. A novel reversible BCD adder for nanotechnology based systems [J]. American Journal of Applied Sciences, 2008,5 (3):282-288.
[7]  Ali M B, Rahman H A, Rahman M M. Design of High Performance Reversible Multiplier [J], International Journal of Computer Science, 2011,8(6):134-141.
[8]  Ali M B, Rahman M M, Rahman H A. Design and Optimization of Nanometric Reversible 4Bit Numerical Comparator[C]. Proceedings of International Conference on Informatics, Electronics &Vision(ICIEV), 2012:577-581.
[9]  Ni Lihui, Guan Zhijin, Dai Xiaoyu, Li Wenjuan. Using New Designed NLG Gate for the Realization of Four-bit Reversible Numerical Comparator[C]. Proceedings of International Conference on Educational and Network Technology(ICENT), 2010:254-258.
[10]  李明翠. 基于Toffoli门的可逆数值比较器的设计与优化[J]. 华东交通大学学报,2011,28(6):91-95.
[11]  Li Mingcui. Design and Optimization of Reversible Numerical Comparator Based on Toffoli Gate[J]. Journal of East China Jiaotong University, 2011,28(6);91-95
[12]  徐明强,管致锦,倪丽惠. 基于关联选择的可逆逻辑综合算法[J]. 计算机辅助设计与图形学学报,2012,24(9): 1218-1225.
[13]  Xu Ming-qiang, Guan Zhi-jin, Ni Li-hui. Algorithm Based on Related Selection for Reversible Logic Synthesis[J]. Journal of Computer-Aided Design & Computer Graphics, 2012, 24(9):1218-1225.
[14]  Thapliyal H, Srinivas M B.Novel Reversible Multiplier Architecture Using Reversible TSG Gate[C]. Proceedings of the 4th ACS/IEEE International Conference on Computer Systems and Applications, 2006:100-103.
[15]  Ehsanpour M, Moallem P,Vafaei A. Design of a novel reversible multiplier circuit using modified full adder[C]. Proceedings of Computer Design and Applications(ICCDA), 2010(3):230-234.

Full-Text

comments powered by Disqus