All Title Author
Keywords Abstract

Low Power testing by don’t care bit filling technique

Keywords: ATPG test vector generation , Huffman code , Parity bit generation , Switching activity

Full-Text   Cite this paper   Add to My Lib


Test power is major issue of recent scenario of VLSI testing. There are many test pattern generation techniques for testing of combinational circuits with different tradeoffs. The don’t care bit filling method can be used for effective test data compression as well as reduction in scan power. This paper gives a new advancement in automatic test pattern generation method by feeling don’t care bit of the test vector to optimize the switching activities. Finally this concept produces low power testing


comments powered by Disqus

Contact Us


微信:OALib Journal