全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

Enhanced Power and Ground Mesh Structure for IR-Drop Reduction

DOI: 10.4236/oalib.1106334, PP. 1-5

Subject Areas: Computer Engineering

Keywords: IR Drop, Power and Ground Mesh, Wire Length, Resistance, Measurement

Full-Text   Cite this paper   Add to My Lib

Abstract

New enhanced power/ground mesh structure is presented for voltage drop (IR drop) reduction on power distribution network in integrated circuits (ICs). The new structure focuses on the length of the overall power/ground mesh wire pattern, reducing it by using a complex dotted line wire pattern instead of the usual mesh straps, which brings to wire length reduction on almost 40%, while via count on changed metal layer remained the same. Measurements of the voltage drop prove that with proposed mesh structure IR drop reduced about 76% for power net compared to standard mesh structure but runtime for mesh creation is increased due to more complex patterns. Proposed structure can be used in advanced technology nodes where IR drop phenomenon has become critical for performance of the ICs.

Cite this paper

Janpoladov, V. and Abazyan, S. (2020). Enhanced Power and Ground Mesh Structure for IR-Drop Reduction. Open Access Library Journal, 7, e6334. doi: http://dx.doi.org/10.4236/oalib.1106334.

References

[1]  Kose, S. and Friedman, E.G. (2012) Efficient Algorithms for Fast IR Drop Analysis Exploiting Locality. Integration, 45, 149-161. https://doi.org/10.1016/j.vlsi.2011.09.003
[2]  Abazyan, S.S. and Mamikonyan, N.E. (2020) Static IR Drop Estimation on the Power Network. Open Access Library Journal, 1, 1-7. https://doi.org/10.4236/oalib.1105995
[3]  Kahng, A.B., Liu, B. and Wang, Q. (2007) Stochastic Power/Ground Supply Voltage Prediction and Optimization via Analytical Placement. IEEE Transactions on Very Large Scale Integration (VLSI) Circuits, 15, 904-912. https://doi.org/10.1109/TVLSI.2007.900745
[4]  Atulya Ratna, G. and Padma Priya, K. (2016) A Post-Routing Stage IR Drop Reduction Technique with Less Routing Resources. IEEE International Conference on Computational Intelligence and Computing Research, Chennai, 15-17 December 2016, 1-6. https://doi.org/10.1109/ICCIC.2016.7919634
[5]  Heo, S.I., Kahng, A.B., Kim, M., Wang, L. and Yang, C. (2019) Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI. 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, 25-29 March 2019, 830-835. https://doi.org/10.23919/DATE.2019.8715096
[6]  Rao, L.D. and Sivasankaran, K. (2018) Power Grid Strategies for Minimum IR Drop in Multi Power Domain Design. 2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, 18-19 May 2018, 1196-1201. https://doi.org/10.1109/RTEICT42901.2018.9012645

Full-Text


comments powered by Disqus

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133

WeChat 1538708413